ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVC861ANSR LVC861A SSOP DB Reel of 2000 SN74LVC861ADBR LC861A

Similar documents
ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SN74LV04A-Q1 HEX INVERTER

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

5-V/3.3-V CMOS Outputs 5-V/3.3-V Input Down to 2.5-V Output Level I off Supports Partial-Power-Down Mode Shift With 2.5-V V CC

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

CD74AC251, CD74ACT251

SN74CB3Q BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

1 to 4 Configurable Clock Buffer for 3D Displays

ORDERING INFORMATION PACKAGE

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

ORDERING INFORMATION. TSSOP DGG Tape and reel SN74LVCH16543ADGGR LVCH16543A TVSOP DGV Tape and reel SN74LVCH16543ADGVR LDH543A

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SN54AC04, SN74AC04 HEX INVERTERS

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

3.3 V Dual LVTTL to DIfferential LVPECL Translator

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN74CB3T3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER

description/ordering information

SN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

CD54/74AC283, CD54/74ACT283

ORDERING INFORMATION. 40 C to 85 C TSSOP DGG Tape and reel SN74LVCH16245ADGGR LVCH16245A TVSOP DGV Tape and reel SN74LVCH16245ADGVR LDH245A

description/ordering information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SINGLE SCHMITT-TRIGGER BUFFER


Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74LVC2G04-EP DUAL INVERTER GATE

SN75150 DUAL LINE DRIVER

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

SN54ACT374, SN74ACT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

Dual Inverter Gate Check for Samples: SN74LVC2GU04

SN74CB3Q OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SN54CBT16244, SN74CBT BIT FET BUS SWITCHES

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

description/ordering information

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVCC4245ANSR LVCC4245A 40 C to 85 C SSOP DB Reel of 2000 SN74LVCC4245ADBR LG245A

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

SINGLE 2-INPUT POSITIVE-AND GATE

description/ordering information

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

description/ordering information

SN74ALVCHR16601DL 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION/ORDERING INFORMATION

TS3L BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

Figure 1. Output Voltage vs Output Current ORDERING INFORMATION

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN74CBT3253C DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH 2-V UNDERSHOOT PROTECTION

SN54LV574A, SN74LV574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

NOT RECOMMENDED FOR NEW DESIGNS USE CDCVF2510A AS A REPLACEMENT

SN75124 TRIPLE LINE RECEIVER

Dual 2-Input Positive-NOR Gate Check for Samples: SN74LVC2G02

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

SN74AUC2G32 DUAL 2-INPUT POSITIVE-OR GATE

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

CD54HC194, CD74HC194, CD74HCT194


SN74AUC1G02 SINGLE 2-INPUT POSITIVE-NOR GATE

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SN74CB3Q OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

CD54HC4015, CD74HC4015

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION SOT (SOT-23) DBV SOT (SC-70) DCK

16-Bit Registers CY74FCT16374T CY74FCT162374T. Features. Functional Description

SN74ALVCH BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

5-V Dual Differential PECL Buffer-to-TTL Translator

SN54AHCT125, SN74AHCT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

ORDERING INFORMATION. SSOP DCT Reel of 3000 SN74LVC2G125DCTR C25 _

description/ordering information

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

Transcription:

www.ti.com FEATURES Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 6.4 ns at 3.3 V Typical V OLP (Output Ground Bounce) <0.8 V at V CC = 3.3 V, T A = 25 C Typical V OHV (Output V OH Undershoot) >2 V at V CC = 3.3 V, T A = 25 C Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V CC ) I off Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-achine Model (A115-A) 1000-V Charged-Device Model (C101) DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW) OEBA A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 GND SN74LVC861A 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS309I MARCH 1993 REVISED FEBRUARY 2005 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 V CC B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 OEAB DESCRIPTION/ORDERING INFORMATION This 10-bit bus transceiver is designed for 1.65-V to 3.6-V V CC operation. The SN74LVC861A is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment. To ensure the high-impedance state during power up or power down, OE should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. This device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. 40 C to 85 C ORDERING INFORMATION T A PACKAGE (1) ORDERABLE PART NUMBER TOP-SIDE MARKING SOIC DW Tube of 25 Reel of 2000 SN74LVC861ADW SN74LVC861ADWR LVC861A SOP NS Reel of 2000 SN74LVC861ANSR LVC861A SSOP DB Reel of 2000 SN74LVC861ADBR LC861A Tube of 60 SN74LVC861APW TSSOP PW Reel of 2000 SN74LVC861APWR LC861A Reel of 250 SN74LVC861APWT TVSOP DGV Reel of 2000 SN74LVC861ADGVR LC861A (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1993 2005, Texas Instruments Incorporated

SN74LVC861A 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS309I MARCH 1993 REVISED FEBRUARY 2005 www.ti.com FUNCTION TABLE INPUTS OEAB OEBA OPERATION L H A data to B bus H L B data to A bus H H Isolation L L Latch A and B (A = B) LOGIC DIAGRAM (POSITIVE LOGIC) OEBA OEAB 1 13 A1 2 23 B1 To Nine Other Channels 2

www.ti.com SN74LVC861A 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS309I MARCH 1993 REVISED FEBRUARY 2005 Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) Recommended Operating Conditions (1) MIN MAX UNIT V CC Supply voltage range 0.5 6.5 V V I Input voltage range (2) 0.5 6.5 V V O Voltage range applied to any output in the high-impedance or power-off state (2)(3) 0.5 6.5 V V O Voltage range applied to any output in the high or low state 0.5 V CC + 0.5 V I IK Input clamp current V I < 0 50 ma I OK Output clamp current V O < 0 50 ma I O Continuous output current ±50 ma Continuous current through V CC or GND ±100 ma DB package 63 DGV package 86 θ JA Package thermal impedance (4) DW package 46 C/W NS package 65 PW package 88 T stg Storage temperature range 65 150 C (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (3) The value of V CC is provided in the recommended operating conditions table. (4) The package thermal impedance is calculated in accordance with JESD 51-7. MIN MAX UNIT Operating 1.65 3.6 V CC Supply voltage V Data retention only 1.5 V CC = 1.65 V to 1.95 V 0.65 V CC V IH High-level input voltage V CC = 2.3 V to 2.7 V 1.7 V V CC = 2.7 V to 3.6 V 2 V CC = 1.65 V to 1.95 V 0.35 V CC V IL Low-level input voltage V CC = 2.3 V to 2.7 V 0.7 V V CC = 2.7 V to 3.6 V 0.8 V I Input voltage 0 5.5 V High or low state 0 V CC V O Output voltage V 3-state 0 5.5 V CC = 1.65 V 4 V CC = 2.3 V 8 I OH High-level output current ma V CC = 2.7 V 12 V CC = 3 V 24 V CC = 1.65 V 4 V CC = 2.3 V 8 I OL Low-level output current ma V CC = 2.7 V 12 V CC = 3 V 24 t/ v Input transition rise or fall rate 10 ns/v T A Operating free-air temperature 40 85 C (1) All unused inputs of the device must be held at V CC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 3

SN74LVC861A 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS309I MARCH 1993 REVISED FEBRUARY 2005 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) V OH Switching Characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) www.ti.com PARAMETER TEST CONDITIONS V CC MIN TYP (1) MAX UNIT I OH = 100 µa 1.65 V to 3.6 V V CC 0.2 I OH = 4 ma 1.65 V 1.2 I OH = 8 ma 2.3 V 1.7 I OH = 12 ma 2.7 V 2.2 3 V 2.4 I OH = 24 ma 3 V 2.2 I OL = 100 µa 1.65 V to 3.6 V 0.2 I OL = 4 ma 1.65 V 0.45 V OL I OL = 8 ma 2.3 V 0.7 V I OL = 12 ma 2.7 V 0.4 I OL = 24 ma 3 V 0.55 I I Control inputs V I = 0 to 5.5 V 3.6 V ±5 µa I off V I or V O = 5.5 V 0 ±10 µa I OZ (2) V O = 0 to 5.5 V 3.6 V ±10 µa V I = V CC or GND 10 I CC I O = 0 3.6 V µa 3.6 V V I 5.5 V (3) 10 I CC One input at V CC 0.6 V, Other inputs at V CC or GND 2.7 V to 3.6 V 500 µa C i Control inputs V I = V CC or GND 3.3 V 5 pf C io A or B ports V O = V CC or GND 3.3 V 7 pf (1) All typical values are at V CC = 3.3 V, T A = 25 C. (2) For I/O ports, the parameter I OZ includes the input leakage current. (3) This applies in the disabled state only. PARAMETER V CC = 1.8 V V CC = 2.5 V V CC = 3.3 V FROM TO V CC = 2.7 V ± 0.15 V ± 0.2 V ± 0.3 V (INPUT) (OUTPUT) MIN MAX MIN MAX MIN MAX MIN MAX t pd A or B B or A (1) (1) (1) (1) 6.8 1.3 6.4 ns t en OEAB or OEBA A or B (1) (1) (1) (1) 8.2 1 7 ns t dis OEAB or OEBA A or B (1) (1) (1) (1) 6.6 1.7 5.9 ns t sk(o) 1 ns (1) This information was not available at the time of publication. V UNIT Operating Characteristics T A = 25 C V CC = 1.8 V V CC = 2.5 V V CC = 3.3 V PARAMETER TEST CONDITIONS UNIT TYP TYP TYP Outputs enabled (1) (1) Power dissipation capacitance 29 C pd f = 10 MHz pf per transceiver Outputs disabled (1) (1) 5 (1) This information was not available at the time of publication. 4

www.ti.com SN74LVC861A 10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS309I MARCH 1993 REVISED FEBRUARY 2005 PARAMETER MEASUREMENT INFORMATION From Output Under Test C L (see Note A) R L R L S1 V LOAD Open GND TEST t PLH /t PHL t PLZ /t PZL t PHZ /t PZH S1 Open V LOAD GND LOAD CIRCUIT INPUTS V CC V I t r /t f V LOAD C L R L V 1.8 V ± 0.15 V 2.5 V ± 0.2 V 2.7 V 3.3 V ± 0.3 V V CC V CC 2.7 V 2.7 V 2 ns 2 ns 2.5 ns 2.5 ns VCC/2 V CC /2 1.5 V 1.5 V 2 V CC 2 V CC 6 V 6 V 30 pf 30 pf 50 pf 50 pf 1 kω 500 Ω 500 Ω 500 Ω 0.15 V 0.15 V 0.3 V 0.3 V V I t w Timing Input 0 V V I t su t h Input 0 V Data Input V I 0 V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES Input V I 0 V Output Control V I 0 V Output t PLH t PHL V OH V OL Output Waveform 1 S1 at V LOAD (see Note B) t PZL t PLZ V OL + V V LOAD /2 V OL Output t PHL t PLH VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS V OH V OL Output Waveform 2 S1 at GND (see Note B) t PZH t PHZ V OH V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING V OH 0 V NOTES: A. C L includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z O = 50 Ω. D. The outputs are measured one at a time, with one transition per measurement. E. t PLZ and t PHZ are the same as t dis. F. t PZL and t PZH are the same as t en. G. t PLH and t PHL are the same as t pd. H. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuit and Voltage Waveforms 5

PACKAGE OPTION ADDENDUM www.ti.com 23-Aug-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN74LVC861ADBR ACTIVE SSOP DB 24 2000 Green (RoHS & no Sb/Br) SN74LVC861ADGVR ACTIVE TVSOP DGV 24 2000 Green (RoHS & no Sb/Br) SN74LVC861ADW ACTIVE SOIC DW 24 25 Green (RoHS & no Sb/Br) SN74LVC861APW ACTIVE TSSOP PW 24 60 Green (RoHS & no Sb/Br) SN74LVC861APWR ACTIVE TSSOP PW 24 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM -40 to 85 LC861A CU NIPDAU Level-1-260C-UNLIM -40 to 85 LC861A CU NIPDAU Level-1-260C-UNLIM -40 to 85 LVC861A CU NIPDAU Level-1-260C-UNLIM -40 to 85 LC861A CU NIPDAU Level-1-260C-UNLIM -40 to 85 LC861A Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 23-Aug-2017 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 24-Aug-2017 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74LVC861ADBR SSOP DB 24 2000 330.0 16.4 8.2 8.8 2.5 12.0 16.0 Q1 SN74LVC861ADGVR TVSOP DGV 24 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 SN74LVC861APWR TSSOP PW 24 2000 330.0 16.4 6.95 8.3 1.6 8.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 24-Aug-2017 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LVC861ADBR SSOP DB 24 2000 367.0 367.0 38.0 SN74LVC861ADGVR TVSOP DGV 24 2000 367.0 367.0 35.0 SN74LVC861APWR TSSOP PW 24 2000 367.0 367.0 38.0 Pack Materials-Page 2

MECHANICAL DATA MPDS006C FEBRUARY 1996 REVISED AUGUST 2000 DGV (R-PDSO-G**) 24 PINS SHOWN PLASTIC SMALL-OUTLINE 0,40 0,23 0,13 0,07 M 24 13 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 1 12 A 0 8 0,25 0,75 0,50 1,20 MAX 0,15 0,05 Seating Plane 0,08 DIM PINS ** 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 4073251/E 08/00 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side. D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins MO-194 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

MECHANICAL DATA MSSO002E JANUARY 1995 REVISED DECEMBER 2001 DB (R-PDSO-G**) 28 PINS SHOWN PLASTIC SMALL-OUTLINE 0,65 0,38 0,22 0,15 M 28 15 5,60 5,00 8,20 7,40 0,25 0,09 Gage Plane 1 14 0,25 A 0 8 0,95 0,55 2,00 MAX 0,05 MIN Seating Plane 0,10 DIM PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated