Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system

Similar documents
Supplementary Information

Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor

High Performance Visible-Blind Ultraviolet Photodetector Based on

Organic Electronics. Information: Information: 0331a/ 0442/

AN ABSTRACT OF THE THESIS OF. Rick E. Presley for the degree of Master of Science in

Supporting Information

Semiconductor Physics and Devices

Advancing Consumer Packaging Through Printable Electronics

Analog Synaptic Behavior of a Silicon Nitride Memristor

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

(Invited) Wavy Channel TFT Architecture for High Performance Oxide Based Displays

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode

INTRODUCTION: Basic operating principle of a MOSFET:

Supporting Information

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors

MOS Capacitance and Introduction to MOSFETs

Department of Electrical Engineering IIT Madras

NAME: Last First Signature

Purdue University, 465 Northwestern Avenue, West Lafayette, IN 47907, USA. McClintock Avenue, Los Angeles, California 90089, USA

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Parameter Extraction and Analysis of Pentacene Thin Film Transistor with Different Insulators

Semiconductor Physics and Devices

Influence of the Amorphous Silicon Thickness on Top Gate Thin-Film Transistor Electrical Performances

MoS 2 nanosheet phototransistors with thicknessmodulated

Introduction to Electronic Devices

Future MOSFET Devices using high-k (TiO 2 ) dielectric

EECS130 Integrated Circuit Devices

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India

High performance Hetero Gate Schottky Barrier MOSFET

III-Nitride microwave switches Grigory Simin

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007

AN ABSTRACT OF THE THESIS OF. Eric Steven Sundholm for the degree of Master of Science in

按一下以編輯母片標題樣式. Novel Small-Dimension Poly-Si TFTs with Improved Driving Current and Suppressed Short Channel Effects. Hsiao-Wen Zan and Chun-Yen Chang

Parylene-Based Double-Layer Gate Dielectrics for

Supporting Information

Analysis And Parameter Extraction of Organic Transistor At PTAA With Different Organic Materials

Analysis on Effective parameters influencing Channel Length Modulation Index in MOS

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Supporting Information

Germanium on sapphire substrates for system-on-a-chip

LSI ON GLASS SUBSTRATES

THE head-mounted displays (HMD) directly coupled to

Performance Evaluation of MISISFET- TCAD Simulation

Four-Thin Film Transistor Pixel Electrode Circuits for Active-Matrix Organic Light-Emitting Displays

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

Gallium nitride (GaN)

Organic polymer thin-film photo-transistors

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Organic RFID tags for MHz

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

Introduction to VLSI ASIC Design and Technology

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

EECS130 Integrated Circuit Devices

Laboratory #5 BJT Basics and MOSFET Basics

DUE to the spatial uniformity and simple processing,

A Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet

Research Article LTPS-TFT Pixel Circuit Compensating for TFT Threshold Voltage Shift and IR-Drop on the Power Line for AMOLED Displays

Tunneling Field Effect Transistors for Low Power ULSI

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Logic Circuits Using Solution-Processed Single-Walled Carbon. Nanotube Transistors

Nano-crystalline Oxide Semiconductor Materials for Semiconductor and Display Technology Sanghun Jeon Ph.D. Associate Professor

Low Temperature Integration of Thin Films and Devices for Flexible and Stretchable Electronics

Characteristics of InP HEMT Harmonic Optoelectronic Mixers and Their Application to 60GHz Radio-on-Fiber Systems

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

MOSFET & IC Basics - GATE Problems (Part - I)

The Design and Realization of Basic nmos Digital Devices

Characterization of SOI MOSFETs by means of charge-pumping

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

Research Article An AMOLED AC-Biased Pixel Design Compensating the Threshold Voltage and I-R Drop

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Nano-Crystalline &Amorphous Silicon PhotoTransistor Performance Analysis

Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall

Design of Gate-All-Around Tunnel FET for RF Performance

Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces

Three Terminal Devices

Analysis of the process of anodization with AFM

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

Plasma Charging Damage Induced by a Power Ramp Down Step in the end of Plasma Enhanced Chemical Vapour Deposition (PECVD) Process

Effective Channel Mobility of AlGaN/GaN-on-Si Recessed-MOS-HFETs

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches

ABSTRACT. ZHU, WENCONG. Fabrication of Amorphous Indium Gallium Zinc Oxide Thin Film Transistors by using Focused Ion Beam. (Under the Dr. John Muth).

Transistor Characteristics

Down-scaling of Thin-Film Transistors: Opportunities and Design Challenges. University, Shanghai , China

Investigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors

Design and Analysis of AlGaN/GaN MIS HEMTs with a Dual-metal-gate Structure

HipoCIGS: enamelled steel as substrate for thin film solar cells

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

Simulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO

Sub-Threshold Region Behavior of Long Channel MOSFET

problem grade total

Photo-patternable and Transparent Films Using Cellulose Nanofibers for Stretchable, Origami Electronics

Supplementary Materials for

Solid State Devices- Part- II. Module- IV

Intel s High-k/Metal Gate Announcement. November 4th, 2003

Additional information Indium-free, highly transparent, flexible Cu2O/Cu/Cu2O mesh electrodes for flexible touch screen panels

Transcription:

The 2012 World Congress on Advances in Civil, Environmental, and Materials Research (ACEM 12) Seoul, Korea, August 26-30, 2012 Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system Yung-Hao Lin 1), Wan-Yi Ye 1), Hsin-Ying Lee 2), and Ching-Ting Lee 1) * 1) Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan, Republic of China 2) Department of Photonics, National Cheng Kung University, Taiwan, Republic of China 1) ctlee@ee.ncku.edu.tw ABSTRACT The structure of the flexible IGZO TFTs was deposited on PET substrates using a magnetron radio frequency co-sputtering system at a low temperature. The resulting flexible IGZO TFTs exhibited the lower subthreshold swing value of 0.25 V/decade and the higher field-effect mobility of 24.4 cm 2 /V-s. The field-effect mobility stability was measured by a bending radius of 1.17 cm under stress time for 1500 seconds. The experimental result revealed that the varied stability was less than 5%. The interface state density between the gate insulator and the channel layer was about 2.13 10 11 ev -1 cm -2 in which verified the better interface quality of the flexible IGZO TFTs. 1. INTRODUCTION Recently, the flexible displays were investigated and applied in the electronic book (e-books) displays and the electronic paper (e-paper) displays. The glass substrate displays have been gradually replaced by the flexible displays due to the thinner thickness and lighter weight. The flexible thin film transistors (TFTs) have received a considerable interest in the last two decades. Among the TFTs, the amorphous Si (a-si) with a higher deposition temperature (300 o C~450 o C) and a lower electron mobility (lower than 1 cm 2 /V-s) were widely used in TFTs of glass substrate. The higher deposition temperature would damage and deform the flexible substrates. To improve the performances of the resulting TFTs, the transparent oxide semiconductor (TOS) have been applied in the flexible displays. Wide bandgap oxide-based thin film transistors, using zinc oxide (ZnO) [1-3] and indium gallium zinc oxide (IGZO) [4-6] have attracted much attention for applying in flexible electronic devices [7, 8]. These

TFTs exhibited a high electron mobility (over 10 cm 2 /V-s) and a higher switching speeds. In this work, the structure of the flexible IGZO TFTs was deposited by the magnetron radio frequency (RF) co-sputtering system at a low temperature. The performances of the resulting TFTs were measured and analyzed. 2. EXPERIMENTS AND DISCUSSION Figure 1 shows the schematic configuration of the flexible IGZO TFTs. The barrier layer of 150-nm-thick Si 3 N 4 film was first deposited on the plastic polyethylene terephthalate (PET) substrate. The Si 3 N 4 gate insulator and the IGZO channel layer (atomic ratio of In:Ga:Zn:O = 2:2:1:7) were sequentially deposited on the patterned Al gate metal without vacuum breaking using a magnetron co-sputtering system. It would be important for decreasing the interface state density between the interface of the Si 3 N 4 gate insulator and the IGZO channel layer. Finally, a 15-nm-thick SiO 2 film worked as passivation layer was deposited on IGZO channel layer to prevent the pollutant affections. The IGZO channel layer of the flexible TFTs can be optimized by setting the gas flow ratio of depositing atmosphere as Ar/O 2 = 35/65, and the depositing RF power as 100 W. The channel width (W) and the channel length (L) of the flexible TFTs were 100 µm and 10 µm, respectively. The electrical characteristics of the flexible IGZO TFTs were measured using an Agilent 4156C semiconductor parameter analyzer. The drain-source current-drainsource voltage ( -V DS ) characteristics of the flexible IGZO TFTs with 15-nm-thick SiO 2 passivation layer were shown in Fig. 2. Furthermore, the corresponding drain-source current-gate-source voltage ( - ) characteristics of the flexible IGZO TFTs operated at V DS = 2 V were shown in Fig. 3. The effective field-effect mobility (µ FE ) of the flexible IGZO TFTs was estimated from the equation (1) [9]: (1) Wµ FECOX I = V V V V 2L 2( ) 2 DS GS T DS DS, where V T is the threshold voltage, C OX is the capacitance per unit area, W is the channel width, and L is the channel length. The subthreshold swing (SS) of the flexible IGZO TFTs was estimated by using the equation (2) [10]: (2) The flexible IGZO TFTs owned the SS value and the µ FE value of the flexible IGZO TFTs were 0.25 V/decade and 24.4 cm 2 /V-s, respectively. Figure 4 shows the field- dvgs S = d log I DS,

effect mobility and threshold voltage as a function of the stress times. The stability of the field-effect mobility was measured with bending radius of 1.17 cm under stress time for 1500 seconds. The variation of the field-effect mobility was less than 5%. From the results of the capacitance-voltage measurement in the IGZO MOS structure (like IGZO TFTs), the interface state density was about 2.13 10 11 ev -1 cm -2. It verified the better interface quality between the gate insulator and the channel layer of the IGZO TFTs was obtained. 70 60 =5V (µa) 50 40 30 20 Step 1V Fig. 1 The schematic configuration of the flexible IGZO TFTs. 10 0 0 2 4 6 8 10 12 14 =0V V DS (V) Fig. 2 The -V DS characteristics of flexible IGZO TFTs with 15-nm-thick SiO 2 passivation layer. (µa) 8 6 4 2 0 V DS =2V -2-1 0 1 2 3 4 5 (V) 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 Fig. 3 The - characteristics of flexible IGZO TFTs with 15-nm-thick SiO 2 passivation layer. (A) Field-effect mobility(cm 2 /V-s) 25.0 24.5 24.0 23.5 23.0 0 200 400 600 800 1000 1200 1400 Stress time(s) 2.0 1.9 1.8 1.7 1.6 1.5 1.4 Threshold voltage(v) Fig. 4 The field-effect mobility and threshold voltage as a function of the stress times. 3. CONCLUSIONS The structure of the flexible IGZO TFTs was deposited on the PET substrate using a RF magnetron co-sputtering system. The resulting flexible IGZO TFTs possessed the

lower SS value of 0.25 V/decade and the better µ FE of 24.4 cm 2 /V-s. The variation of the field-effect mobility under stress time 1500 seconds was less than 5%. Furthermore, the interface state density between the gate insulator and the channel layer measured by MOS diodes was about 2.13 10 11 ev -1 cm -2. The lower interface state density verified the good interface quality in the flexible IGZO TFTs. ACKNOWLEDGEMENT This work was supported by ChiMei Innolux Corp., Advanced Optoelectronic Technology Center of the National Cheng Kung University, and the National Science Council of Taiwan, Republic of China under contract no. NSC 99-2221-E-006-106-MY3 and 100CE04. REFERENCES [1] Hoffman, R.L., Norris, B.J. and Wager, J.F. (2003). ZnO-based transparent thinfilm transistors, Appl. Phys. Lett., Vol. 82(5), 733-735. [2] Masuda, S., Kitamura, K., Okumura, Y., Miyatake, S., Tabata, H. and Kawai, T. (2003). Transparent thin film transistors using ZnO as an active channel layer and their electrical properties, J. Appl. Phys., Vol. 93(3), 1624-1630. [3] Bae, H.S., Yoon, M.H., Kim, J.H. and Im, S. (2003). Photodetecting properties of ZnO-based thin-film transistors, Appl. Phys. Lett., Vol. 83(25), 5313-5315. [4] Oark, J., Kim, S., Kim, C., Kim, S., Song, I., Yin, H., Kim, K.K., Lee, S., Hong, K., Lee, J., Jung, J., Lee, E., Kwon, K.W. and Park, Y. (2008). High-performance amorphous gallium indium zinc thin-film transistors through N 2 O plasma passivation, Appl. Phys. Lett., Vol. 93(5), 053505. [5] Ofuji, M., Abe, K., Shimizu, H., Kaji, N., Hayashi, R., Sano, M., Kumomi, H., Nomura, K., Kamiya, T. and Hosono, H. (2007). Fast thin-film transistor circuits based on amorphous oxide semiconductor, IEEE Electron Device Lett., Vol. 28(4), 273-275. [6] Suresh, A., Gollakota, P., Wellenius, P., Dhawan, A., Muth, J.F. (2006). Transparent, high mobility InGaZnO thin films deposited by PLD, Thin Solid Films, Vol. 516(7), 1326-1329. [7] Dehuff, N.L., Kettenring, E.S., Hong, D. Chiang, H.Q., Wager, J.F. Hoffman, R.L., Park, C.H. and Keszler, D.A. (2005). Transparent thin-film transistors with zinc indium oxide channel layer, J. Appl. Phys., Vol. 97(6), 064505. [8] Cross, R.B.M., De Souza, M.M., Deane, S.C. and Young, N.D. (2008). A Comparison of the Performance and Stability of ZnO-TFTs With Silicon Dioxide and Nitride as Gate Insulators, IEEE Trans. Electron Devices, Vol. 55(5), 1109-1115. [9] Shur, M., Hack, M., Shaw, J.G. (1989). A new analytic model for amorphous silicon thin film transistors, J. Appl. Phys., Vol. 66(7), 3371-3380.

[10] Martins, R., Barquinha, P., Ferreira, I., Pereira, L., Gonçalves, G., Fortunato, E. (2007). Role of order and disorder on the electronic performances of oxide semiconductor thin film transistors, J. Appl. Phys., Vol. 101(4), 044505.