ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005

Similar documents
RADIO FREQUENCY 2003 EDITION AND ANALOG/MIXED-SIGNAL TECHNOLOGIES FOR WIRELESS COMMUNICATIONS [A SECTION OF THE PROCESS INTEGRATION CHAPTER]

INTERNATIONAL TECHNOLOGY ROADMAP 2007 EDITION RADIO FREQUENCY FOR SEMICONDUCTORS AND ANALOG/MIXED-SIGNAL TECHNOLOGIES FOR WIRELESS COMMUNICATIONS

22. VLSI in Communications

A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process

FOR SEMICONDUCTORS 2009 EDITION

Product Catalog. Semiconductor Intellectual Property & Technology Licensing Program

Session 3. CMOS RF IC Design Principles

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016

Signal Integrity Design of TSV-Based 3D IC

Application of PC Vias to Configurable RF Circuits

Device Technologies. Yau - 1

RF Integrated Circuits

Chapter 3 Basics Semiconductor Devices and Processing

Lecture 1, Introduction and Background

Overview: Trends and Implementation Challenges for Multi-Band/Wideband Communication

High-Linearity CMOS. RF Front-End Circuits

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Maxim MAX3940E Electro-Absorption Modulator Structural Analysis

Texas Instruments BQ29330 Battery Protection AFE from BQ20Z95DBT

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998

Design of Single to Differential Amplifier using 180 nm CMOS Process

Radioelectronics RF CMOS Transceiver Design

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Practical RF Circuit Design for Modern Wireless Systems

Designing Bipolar Transistor Radio Frequency Integrated Circuits

CHAPTER 1 INTRODUCTION

Electronics Development for psec Time-of. of-flight Detectors. Enrico Fermi Institute University of Chicago. Fukun Tang

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

Chipcon SmartRF CC1020 Low Power RF Transceiver Circuit Analysis

Challenges in Designing CMOS Wireless System-on-a-chip

Fully integrated CMOS transmitter design considerations

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

MP 4.2 A DECT Transceiver Chip Set Using SiGe Technology

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Parasitic-Aware Optimization of CMOS RF Circuits

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Active Technology for Communication Circuits

INTEGRATED 0.18 MICRON RF TECHNOLOGY PLATFORM WITH 1.

Fall 2017 Project Proposal

Design cycle for MEMS

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

System-on-Chip Design Beyond 50 GHz

RF and SOI Technologies for 5G

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

SOI technology platforms for 5G: Opportunities of collaboration

Pulse-Based Ultra-Wideband Transmitters for Digital Communication

First Integrated Bipolar RF PA Family for Cordless Telephones

Semiconductor Devices

BiCMOS Circuit Design

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

Smart Energy Solutions for the Wireless Home

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

1. Introduction. Institute of Microelectronic Systems. Status of Microelectronics Technology. (nm) Core voltage (V) Gate oxide thickness t OX

Short Range UWB Radio Systems. Finding the power/area limits of

Passive Device Characterization for 60-GHz CMOS Power Amplifiers

mmw to THz ultra high data rate radio access technologies

SiGe Radio Frequency ICs for Low-Power Portable Communication

On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators

Effects to develop a high-performance millimeter-wave radar with RF CMOS technology

ECEN474: (Analog) VLSI Circuit Design Fall 2011

CMOS Design of Wideband Inductor-Less LNA

Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation

ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

A single-package solution for wireless transceivers

High speed electronics (in optical communications)

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

Research and Design of Envelope Tracking Amplifier for WLAN g

CMOS LNA Design for Ultra Wide Band - Review

RF2334. Typical Applications. Final PA for Low Power Applications Broadband Test Equipment

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

A Low Phase Noise LC VCO for 6GHz

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Device Technology( Part 2 ): CMOS IC Technologies

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

THERE is currently a great deal of activity directed toward

Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it.

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Lecture Introduction

OMMIC Innovating with III-V s OMMIC OMMIC

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

TOP VIEW IF LNAIN IF IF LO LO

RF MEMS for Low-Power Communications

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

A New High Performance Complementary Bipolar Technology Featuring 45GHz NPN and 20GHz PNP Devices.

Mixed Signal LSI. Practical design method of CMOS analog circuits. Kanazawa University Microelectronics Research Lab.

Transcription:

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE 640 11/16/2005

Introduction 4 Working Groups within Wireless Analog and Mixed Signal (0.8 10 GHz) (Covered today) RF Transceivers (0.8 10 GHz) (Covered today) Power Amplifiers and Power Management (0.8 10GHz) Millimeter Wave (10-100GHz) PA s and Power Management and Millimeter Wave to be covered by Chandra on 11/30.

Analog and Mixed Signal: Scope 1) Analog speed devices (although the speed is mainly driven by RF there are certain analog-specific needs for both high speed bipolar and CMOS) 2) Analog precision MOS device scaling but with relatively high voltages to achieve high signal to noise ratios and low signal distortion 3) Capacitors, and resistors; all devices are optimized for precision, matching performance, 1/f noise, low nonlinearity, and low temperature gradients.

Analog and Mixed Signal: Difficult Challenges Signal isolation between digital and analog regions of the chip. Integrating analog and high-performance digital functions on a chip (scaling). Difficult to maintain analog performance parameters (mismatch and 1/fnoise together with new high-κ gate dielectrics). Transition to analog supply voltage of less than 1.8V. Integration of analog functions in digital CMOS (depending on new materials or device structures added to digital CMOS process). Problems include SOI, double-gate devices and changes in material choices for passive devices. Transition to analog supply voltage of less than 1.0V.

Analog and Mixed Signal: Technology Requirements Digital Supply Voltage (V) Analog Supply Voltage (V) 2005 1.2 2.5 1.8 2006 DRAM ½ Pitch (nm) 80 70 65 57 50 1.2 2.5 1.8 2007 1.1 2.5 1.8 2008 1.1 2.5 1.8 2009 1.1 2.5 1.8

Analog and Mixed Signal: Potential Solutions SOI and SIP (combines circuits on different technologies and is optimized for desired functions) On-chip passive components Device matching Integrated shielding structures

Analog and Mixed Signal: 2004 Updates Technology requirements aligned for analog devices with Low Standby Power (LSTP) roadmap instead of Low Operating Power (LOP) roadmap. Challenges for reducing 1/f noise in high-k dielectrics relaxed to color coding of yellow from red.

RF Transceivers: Scope Process technologies CMOS and Si or SiGe BiCMOS. Applications low noise amplifiers (LNAs), frequency synthesis and logic, voltage controlled oscillators, driver amplifiers, and filters. Devices include NPN bipolar transistors, RF- MOS (NMOS) field effect transistors, inductors, varactors, RF capacitors, and resistors.

RF Transceivers: Scope cont d Primary metrics for performance are max frequency at unity current gain (max Ft), max frequency at unity power gain (Fmax), noise figure, and trade-offs among power, noise, and linearity. Assumes frequency is 800 MHz to 10 GHz range. Covers GSM, CDMA, Wideband CDMA, 802.11 protocol for local area networks, and ultra wideband (UWB).

RF Transceivers: Scope cont d RF transceiver refers to the semiconductor content starting from the low noise amplifier (LNA) or power amplifier (PA) at the antenna end (including the LNA but not including the PA that is covered by the PA section) to the digital-to-analog converter/analog-to-digital converter (DAC/ADC) at the baseband end (not including the DAC or ADC that are covered by the mixed-signal section).

RF Transceivers: Difficult Challenges Aggressive scaling of passive elements (capacitors and inductors) Reducing cost of BiCMOS technology while improving power and performance, and improving performance of RF-CMOS devices Signal isolation Improving the performance (Ft and Fmax) of active devices (long term)

RF Transceivers: Technology Requirements 2005 2006 2007 2008 2009 DRAM ½ Pitch (nm) 80 70 65 57 50 NPN Vcc (V) 1.8 1.8 1.5 1.5 1.5 Peak Ft (GHz) 198 228 262 302 347 Peak Fmax (GHz) 239 256 295 330 387 NMOS Vdd (V) 1.3 1.3 1.2 1.2 1.1 Peak Ft (GHz) 140 170 200 240 280 Peak Fmax (GHz) 160 190 220 260 310

RF Transceivers: Potential Solutions Improve Ft up to 300 GHz vertical and lateral scaling Improve Ft above 300 GHz atomic layer epitaxy Laterally diffused channels to improve performance of high voltage devices Metal gates For MIM capacitors high-k dielectrics For inductors thicker layers of Cu and thicker top dielectrics

RF Transceivers: 2004 Updates Similar to Near Term Table, lag between Radio Frequency (RF) CMOS gate length and BiCMOS gate length occurs in Long Term Table. RFCMOS: technology requirements maintained 1 year lag from LSTP roadmap.

Questions?