PCB Fundamentals Quiz

Similar documents
PCB Fundamentals Quiz

METRIC PITCH BGA AND MICRO BGA ROUTING SOLUTIONS

PCB layer stackup and controlled impedance design system

Allegro New Products - DFM / Rule Checkers

Published on Online Documentation for Altium Products (

DESIGN FOR MANUFACTURABILITY (DFM)

PCB Layout. Date : 22 Dec 05. Prepare by : HK Sim Prepare by : HK Sim

EECAD s MUST List. Requests for drawing numbers MUST be submitted via the EECAD job request form at

Gerber Setup. Modified by Susan Riege on 4-Aug Parent page: WorkspaceManager Dialogs

User2User The 2007 Mentor Graphics International User Conference

Creating another Printed Circuit Board

Published on Online Documentation for Altium Products (

Project Design for TAPR Manufacturing. Design for Manufacturability

MSL RAD Front-End-Electronics RADE PCB layout

Getting Started in Eagle Professional Schematic Software. Tyler Borysiak Team 9 Manager

AltiumLive 2017: Creating Documentation for Successful PCB Manufacturing

Sectional Design Standard for High Density Interconnect (HDI) Printed Boards

Fertigungsdaten bequem aufbereiten mit Cross Probe zum PCB Editor

Fertigungsdaten aufbereiten mit GerbTool und VisualCAM

Design For Manufacture

PCB layout tutorial MultiSim/Ultiboard

PADS Layout for an Integrated Project. Student Workbook

NextGIn( Connec&on'to'the'Next'Level' Application note // DRAFT Fan-out 0,50mm stapitch BGA using VeCS. Joan Tourné NextGIn Technology BV

surface mount chip ferrite bead model

Ruth Kastner Eli Moshe. Embedded Passives, Go for it!

LEAN NPI AT OPTIMUM DESIGN ASSOCIATES: PART 2 WHAT IS LEAN NPI AND HOW TO ACHIEVE IT

RF2044A GENERAL PURPOSE AMPLIFIER

PCB Layout in the Xpedition Flow. Student Workbook

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

Low-Cost PCB Design 1

FPGA World Conference Stockholm 08 September John Steinar Johnsen -Josse- Senior Technical Advisor

Gerber Setup. Summary. Access. Options/Controls. General Tab. Modified by on 13-Sep Parent page: WorkspaceManager Dialogs

Overcoming the Challenges of HDI Design

Anaren 0805 (B0809J50ATI) balun optimized for Texas Instruments CC1100/CC1101 Transceiver

Reference Guide RG-00110

Probe. Placement P Primer P. Copyright 2011, Circuit Check, Inc.

Electronics Design Checklist (C) 2003 Hank Wallace

TD-DEV V Technical Specification

Controlled Impedance Line Designer

PCB Artist Quickstart Guide Revision 01

Tutorial In Practical Circuit Board Design Ben LeVesque ECE480 Team 3 November 9 th, 2007

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

PCB Production Methods

RF2044 GENERAL PURPOSE AMPLIFIER

PCB Design (with EAGLE tutorial) TA: Robert Likamwa ELEC 424, Fall 2010

Novel Packaging Approaches for Miniature Antennas

Webinar. Project planning & EDA demonstration.

AN-1370 APPLICATION NOTE

Webinar: Suppressing BGAs and/or multiple DC rails Keith Armstrong. 1of 5

OnBoard SMD GSM/NB-IoT antenna

surface mount chip capacitor model

AN5129 Application note

Application note and implementation guideline OnBoard SMD 434 MHz

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Product Description. Ordering Information. GaAs HBT GaAs MESFET InGaP HBT

ECE453 Lab 5: FM Quadrature Demodulation / PCB Design Using Eagle

OnBoard SMD GSM/NB-IoT antenna

Design For Manufacturability

OnBoard SMD GSM/UMTS antenna

OnBoard SMD WLAN antenna

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC

surface mount chip capacitor model

Plated Through Hole Components. Padstack. Curso Prof. Andrés Roldán Aranda. 4º Curso Grado en Ingeniería de Tecnologías de Telecomunicación

OnBoard SMD 868/915 antenna

RF3394 GENERAL PURPOSE AMPLIFIER

How Long is Too Long? A Via Stub Electrical Performance Study

Integrated stackup design for PCB fabricators and OEM designers

MICTOR. High-Speed Stacking Connector

PCB Routing Guidelines for Signal Integrity and Power Integrity

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

High-Speed PCB Design und EMV Minimierung

IT STARTS WITH THE DESIGN: THE CHALLENGE: THE PROBLEM: Page 1

Design for Manufacturing

OnBoard SMD WLAN antenna

ENGR 1182 Exam 1 First Mid Term Exam Study Guide and Practice Problems

Release your hardware hacker potential with KiCAD. Eric Thompson LowVoltageLabs.com

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

ATTRIBUTES STANDARD ADVANCED

Connecting surfaces according to IPC-7531

Processing Gerber Files in CircuitPro

Introduction to NI Multisim & Ultiboard Software version 14.1

ECE 4370: Antenna Design Fall 2012 Design Project: 5.8 GHz High-Directivity Antenna Ryan Bahr, David Giles, Brian Palmer, Dan Russo

Intro PCBs. Jonathan Bachrach. September 8, EECS UC Berkeley

Rubra Penta-band SMD Antenna

Design Guide for High-Speed Controlled Impedance Circuit Boards

Technology Flexible Printed Circuits Rev For latest information please visit

In this pdf file, you can see the most common 7 kinds of multilayer PCB configurations.

Printed Electronic Design

Impedance-Controlled Routing. Contents

2x2 mm LGA Package Guidelines for Printed Circuit Board Design. Figure 1. 2x2 mm LGA package marking information.

Controlled Impedance Test

Engineering White Paper The Low Mass Solution to 0402 Tombstoning

Physical Interface of SC TOSA Type 1 Package

IEEE #: March 24, Rev. A

TN008. PCB Design Guidelines for 2x2 LGA Sensors. Introduction. 2x2 LGA Package Marking

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors

TCLAD: TOOLS FOR AN OPTIMAL DESIGN

Sample VA Technical Documentation Assessments

Transcription:

1. PCBs should be fabricated with layers. a. Odd Number of b. Even Number of c. Any Number of Reason: Using an odd number of layers may result in board warpage. 2. Which of the following is not taken into consideration when calculating the characteristic impedance for each layer? a. Trace width b. Trace height c. Trace length d. Distance of the trace to a plane Reason: Characteristic impedance deals with the resistance at a given point of copper based on the height and width of the trace in addition to its proximity to a copper plane. 3. The declaration of Vias-In-Pads is determined in the a. Assembly Notes b. Fabrication Notes c. Fabrication Files d. Via stack up e. Layer Stack up Reason: Via-in-pads are not automatically handled by the primitives or standard documentation formats. It must be given as an instruction to the fabrication. 4. Select the answer that is true: Mechanical layers a. are unique to each project b. are only declared in the PCB editor during layout c. follow an IPC standard d. should be used in the footprint libraries for courtyards and assembly files Reason: A, B and C are simply false. 5. Silk Screens a. Are not required for every component b. Are highly recommended for prototype boards c. Are not necessary for production boards d. All of the above

Reason: Silks have traditionally been used for test and rework to help guide those who are performing these tasks. They are not necessary for production. 6. The use of 3D component models in the PCB layout can assist with a. Electrical clearance b. Component clearance c. All of the above d. None of the above Reason: Component clearance rule has to do with mechanical clearances whereas electrical clearances are specific to copper of different nets. 7. True or False The solder mask has an impact on the trace impedance. a. True b. False Reason: The solder mask is a dielectric material which impacts the EMF of the propagating signal. 8. When writing a requirement, the following word should be used to denote a requirement: a. Should b. Would c. Can d. Shall e. May Reason: Shall has traditionally been used to denote a requirement. 9. When writing a requirement a. The use of the word and is okay b. The use of the word or is okay c. Both of the above d. None of the above Reason: The use of and or or will result in a requirement that requires 2 tests. Requirements should be written so that only one test needs to be performed.

10. A well written requirement a. has a complex sentence structure b. uses technical verbiage c. is testable by its nature d. needs to be vague Reason: A well written requirement can be tested 11. Consider the following symbol and corresponding footprint: The following symbol and corresponding footprint: a. Recognized by the EDA tool as a valid component b. Would be flagged by the Electrical Rule checker in the schematic tool c. Would be flagged by the Design Rule checker in the PCB editor d. Both B and C Reason: Though it may look like a Picasso to the human eye, the symbol pin numbers match the pad numbers. 12. When is the earliest time one should communicate the bill of materials: a. After fabrication has been started b. After the boards have been fabricated c. When the schematics are completed d. After the layout is complete Reason: The sooner the bill of material can be reviewed and purchased, the better the chances of finding correcting issues prior to manufacturing.

13. What is the best method to provide a unique number for each component in the library? a. Use the manufacturer s part number b. Use the vendor s part number c. Use a part number that is assign by the company you work for d. Use a part number that you make up as you go Reason: Though all of these could be used, the best method is to use a part number that has been assigned by the company you work for to ensure uniqueness. In database library management, there needs to be a key field. This field has to contain data that is unique for each component. The other methods list may work; however, there is always a remote possibility that a duplicate number can be introduced. 14. During post assembly testing, it was found that a latch on one of the connectors cannot be fully extended due to other components located nearby. What would have prevented this situation from occurring? a. The use of a 3D component b. The use of a 3D component and component clearance rule c. The use of a courtyard d. The use of a courtyard and a component clearance rule Reason: Though 3D is extremely useful for fitment, the courtyard takes into consideration the egress that may be needed. The component clearance rule will still be necessary for the vertical height requirement. The 3D body will only take into consideration it physical location, not the egress that maybe necessary. 15. Though schematic tools do have to use a grid for pin connectivity, in theory, the grid used in a schematic is a. In metric (mm) b. In imperial (mils) c. Both A and B interchangeably d. Dimensionless Reason: Schematics, by their nature are dimensionless.

16. The grid used in a PCB layout tool should be a. In metric (mm) b. In imperial (mils) c. Both A and B interchangeably d. Either A or B Reason: The PCB, by its nature, represents a physical device. Sticking to a particular grid is highly recommended, as bouncing between grids will introduce tolerance and rounding errors. 17. The biggest factor when it comes to impedance is a. Clock speed of the board crystal b. The integrity of the signal from the output buffer of the sending component c. The voltage level d. The physical aspects of the board Reason: The 4 factors that make up the trace impedance come from the structure of the board 18. True or False: Microvias are the same as a one layer blind or buried vias a. True b. False Reason: Though blind and buried vias can be limited to one layer, microvias are filled with copper and can be stacked. 19. Which of the following drill document(s) must be provided to the fabricator to program their drilling equipment? a. Drill Plot b. Drill Drawing c. NC Drill file d. All of the above Reason: The drill plot and drawing are graphical representations for the human eye; most fab houses used the NC drill file for programming the drills. 20. True or False: ODB++ and Gerbers are proprietary formats a. True b. False Reason: That just the way it is! IPC-2581 was specifically released to address this concern.

21. The solder paste files are generally produced a. In the assembly file b. In the fabrication files c. Manually drawn d. As part of the bill of materials Reason: The assembly file has nothing to do with the solder paste. It is a product of the fabrication file generation.