PCB Fundamentals Quiz

Similar documents
PCB Fundamentals Quiz

METRIC PITCH BGA AND MICRO BGA ROUTING SOLUTIONS

Published on Online Documentation for Altium Products (

PCB Layout. Date : 22 Dec 05. Prepare by : HK Sim Prepare by : HK Sim

PCB layer stackup and controlled impedance design system

Gerber Setup. Modified by Susan Riege on 4-Aug Parent page: WorkspaceManager Dialogs

EECAD s MUST List. Requests for drawing numbers MUST be submitted via the EECAD job request form at

Allegro New Products - DFM / Rule Checkers

Creating another Printed Circuit Board

DESIGN FOR MANUFACTURABILITY (DFM)

User2User The 2007 Mentor Graphics International User Conference

Published on Online Documentation for Altium Products (

Getting Started in Eagle Professional Schematic Software. Tyler Borysiak Team 9 Manager

MSL RAD Front-End-Electronics RADE PCB layout

RF2044A GENERAL PURPOSE AMPLIFIER

Low-Cost PCB Design 1

Sectional Design Standard for High Density Interconnect (HDI) Printed Boards

Anaren 0805 (B0809J50ATI) balun optimized for Texas Instruments CC1100/CC1101 Transceiver

TD-DEV V Technical Specification

RF2044 GENERAL PURPOSE AMPLIFIER

PCB layout tutorial MultiSim/Ultiboard

Fertigungsdaten bequem aufbereiten mit Cross Probe zum PCB Editor

PCB Design (with EAGLE tutorial) TA: Robert Likamwa ELEC 424, Fall 2010

Product Description. Ordering Information. GaAs HBT GaAs MESFET InGaP HBT

PCB Artist Quickstart Guide Revision 01

Release your hardware hacker potential with KiCAD. Eric Thompson LowVoltageLabs.com

Fertigungsdaten aufbereiten mit GerbTool und VisualCAM

RF3394 GENERAL PURPOSE AMPLIFIER

ECE453 Lab 5: FM Quadrature Demodulation / PCB Design Using Eagle

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

AltiumLive 2017: Creating Documentation for Successful PCB Manufacturing

Webinar. Project planning & EDA demonstration.

Controlled Impedance Line Designer

Plated Through Hole Components. Padstack. Curso Prof. Andrés Roldán Aranda. 4º Curso Grado en Ingeniería de Tecnologías de Telecomunicación

Ruth Kastner Eli Moshe. Embedded Passives, Go for it!

Probe. Placement P Primer P. Copyright 2011, Circuit Check, Inc.

Design For Manufacture

NextGIn( Connec&on'to'the'Next'Level' Application note // DRAFT Fan-out 0,50mm stapitch BGA using VeCS. Joan Tourné NextGIn Technology BV

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

Gerber Setup. Summary. Access. Options/Controls. General Tab. Modified by on 13-Sep Parent page: WorkspaceManager Dialogs

Electronics Design Checklist (C) 2003 Hank Wallace

surface mount chip ferrite bead model

PCB Production Methods

PADS Layout for an Integrated Project. Student Workbook

Webinar: Suppressing BGAs and/or multiple DC rails Keith Armstrong. 1of 5

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Project Design for TAPR Manufacturing. Design for Manufacturability

PCB Layout in the Xpedition Flow. Student Workbook

LEAN NPI AT OPTIMUM DESIGN ASSOCIATES: PART 2 WHAT IS LEAN NPI AND HOW TO ACHIEVE IT

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Design, Optimization and Production of an Ultra-Wideband (UWB) Receiver

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

OnBoard SMD GSM/NB-IoT antenna

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

Physical Interface of SC TOSA Type 1 Package

Introduction to NI Multisim & Ultiboard Software version 14.1

Intro PCBs. Jonathan Bachrach. September 8, EECS UC Berkeley

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

CAE-CAD-CAM TECHNIQUES FOR DEVELOPMENT OF ELECTRONIC MODULES

PCB Routing Guidelines for Signal Integrity and Power Integrity

Overcoming the Challenges of HDI Design

RF1 RF2 RF3 RF4. Product Description. Ordering Information. GaAs MESFET Si BiCMOS Si CMOS

OnBoard SMD GSM/NB-IoT antenna

Application note and implementation guideline OnBoard SMD 434 MHz

Reference Guide RG-00110

EEC WINTER Instructor: Xiaoguang Leo" Liu. Application Note. Baseband Design. Duyen Tran ID#: Team DMK

OnBoard SMD GSM/UMTS antenna

OnBoard SMD WLAN antenna

Integrated stackup design for PCB fabricators and OEM designers

surface mount chip capacitor model

Processing Gerber Files in CircuitPro

OnBoard SMD 868/915 antenna

GaAs MMIC devices are susceptible to Electrostatic Discharge. Use proper ESD precautions when handling these items.

Technology Flexible Printed Circuits Rev For latest information please visit

Mechanical Specifications & Ordering Part Number

Impedance Matching to 50Ω

PowerDI5 10 ± 1. PowerDI5

PCB technologies and manufacturing General Presentation

ECE 4370: Antenna Design Fall 2012 Design Project: 5.8 GHz High-Directivity Antenna Ryan Bahr, David Giles, Brian Palmer, Dan Russo

surface mount chip capacitor model

AN-1370 APPLICATION NOTE

BROADBAND DISTRIBUTED AMPLIFIER

Altium I (Circuit Design + Layout)

Printed Electronic Design

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

Single Switch Forward Converter

PCI-EXPRESS CLOCK SOURCE. Features

OnBoard SMD WLAN antenna

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ENGR 1182 Exam 1 First Mid Term Exam Study Guide and Practice Problems

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

GaAs MMIC devices are susceptible to Electrostatic Discharge. Use proper ESD precautions when handling these items.

LTE Full-Band Ceramic Chip Antenna Model: CC35D8 Product Number: H2UE3P2D2G0100 REFERENCE SPECIFICATION

Product Specification PE9311

2x2 mm LGA Package Guidelines for Printed Circuit Board Design. Figure 1. 2x2 mm LGA package marking information.

Design For Manufacturability

AN5129 Application note

Tutorial In Practical Circuit Board Design Ben LeVesque ECE480 Team 3 November 9 th, 2007

DC to 1000 MHz IF Gain Block ADL5530

Transcription:

1. PCBs should be fabricated with layers. a. Odd Number of b. Even Number of c. Any Number of 2. Which of the following is not taken into consideration when calculating the characteristic impedance for each layer? a. Trace width b. Trace height c. Trace length d. Distance of the trace to a plane 3. The declaration of Vias-In-Pads is determined in the a. Assembly Notes b. Fabrication Notes c. Fabrication Files d. Via stack up e. Layer Stack up 4. Select the answer that is true: Mechanical layers a. are unique to each project b. are only declared in the PCB editor during layout c. follow an IPC standard d. should be used in the footprint libraries for courtyards and assembly files 5. Silk Screens a. Are not required for every component b. Are highly recommended for prototype boards c. Are not necessary for production boards d. All of the above 6. The use of 3D component models in the PCB layout can assist with a. Electrical clearance b. Component clearance c. All of the above d. None of the above

7. True or False The solder mask has an impact on the trace impedance. 8. When writing a requirement, the following word should be used to denote a requirement: a. Should b. Would c. Can d. Shall e. May 9. When writing a requirement a. The use of the word and is okay b. The use of the word or is okay c. Both of the above d. None of the above 10. A well written requirement a. has a complex sentence structure b. uses technical verbiage c. is testable by its nature d. needs to be vague

11. Consider the following symbol and corresponding footprint: The following symbol and corresponding footprint: a. Recognized by the EDA tool as a valid component b. Would be flagged by the Electrical Rule checker in the schematic tool c. Would be flagged by the Design Rule checker in the PCB editor d. Both B and C 12. When is the earliest time one should communicate the bill of materials: a. After fabrication has been started b. After the boards have been fabricated c. When the schematics are completed d. After the layout is complete 13. What is the best method to provide a unique number for each component in the library? a. Use the manufacturer s part number b. Use the vendor s part number c. Use a part number that is assign by the company you work for d. Use a part number that you make up as you go 14. During post assembly testing, it was found that a latch on one of the connectors cannot be fully extended due to other components located nearby. What would have prevented this situation from occurring? a. The use of a 3D component b. The use of a 3D component and component clearance rule c. The use of a courtyard d. The use of a courtyard and a component clearance rule

15. Though schematic tools do have to use a grid for pin connectivity, in theory, the grid used in a schematic is a. In metric (mm) b. In imperial (mils) c. Both A and B interchangeably d. Dimensionless 16. The grid used in a PCB layout tool should be a. In metric (mm) b. In imperial (mils) c. Both A and B interchangeably d. Either A or B 17. The biggest factor when it comes to impedance is a. Clock speed of the board crystal b. The integrity of the signal from the output buffer of the sending component c. The voltage level d. The physical aspects of the board 18. True or False: Microvias are the same as 1 layer blind or buried vias 19. Which of the following drill document(s) must be provided to the fabricator to program their drilling equipment? a. Drill Plot b. Drill Drawing c. NC Drill file d. All of the above 20. True or False: ODB++ and Gerbers are proprietary formats

21. The solder paste files are generally produced a. In the assembly file b. In the fabrication files c. Manually drawn d. As part of the bill of materials Do you want to know how you did on the quiz? Click below for the answers: