A mm 2 /Channel Time-Based Beat Frequency ADC in 65nm CMOS for Intra-Electrode Neural Recording

Similar documents
A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals

A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology

A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation

Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits

SiNANO-NEREID Workshop:

RTN Induced Frequency Shift Measurements Using a Ring Oscillator Based Circuit

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC

Impact of Interconnect Length on. Degradation

Fast Characterization of PBTI and NBTI Induced Frequency Shifts under a Realistic Recovery Bias Using a Ring Oscillator Based Circuit

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

Proposing. An Interpolated Pipeline ADC

A Mostly Digital Variable-Rate Continuous- Time ADC Modulator

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters

All-Digital PLL Frequency and Phase Noise Degradation Measurements Using Simple On-Chip Monitoring Circuits

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

12-bit 50/100/125 MSPS 1-channel ADC

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

An implantable electrical stimulator for phrenic nerve stimulation

Cost Effective Spread Spectrum Clock Generator Design Chulwoo Kim, Minyoung Song, Sewook Hwang

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

BER-optimal ADC for Serial Links

A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer

Scalable and Synthesizable. Analog IPs

Signal Integrity Design of TSV-Based 3D IC

2008/09 Advances in the mixed signal IC design group

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology

Summary Last Lecture

A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

Workshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

EE M255, BME M260, NS M206:

Phase-Locked Loops and Their Applications. Advanced PLL Examples (Part II)

Designing Analog and RF Circuits in Nanoscale CMOS Technologies: Scale the Supply, Reduce the Area and Use Digital Gates.

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

EE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.

A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton

A/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?

Tutorial: Quartz Crystal Oscillators & Phase- Locked Loops

DESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATION

2011/12 Cellular IC design RF, Analog, Mixed-Mode

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping

A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

Converter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof.

Digital PWM IC Control Technology and Issues

High Performance Digital Fractional-N Frequency Synthesizers

Duty-Cycle Shift under Asymmetric BTI Aging: A Simple Characterization Method and its Application to SRAM Timing

Challenges in Designing CMOS Wireless System-on-a-chip

An RF-Powered Temperature Sensor Designed for Biomedical Applications

EE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC

ECEN620: Network Theory Broadband Circuit Design Fall 2014

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1

A single-slope 80MS/s ADC using two-step time-to-digital conversion

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Design and Implementation of High-Speed CMOS Clock and Data Recovery Circuit for Optical Interconnection Applications. Seong-Jun Song. Dec.

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique

System-Level Time-Domain Behavioral Modeling for A Mobile WiMax Transceiver

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

A DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION

A Low-power Area-efficient Switching Scheme for Chargesharing

V d = "1" if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation

A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

A 6-bit Subranging ADC using Single CDAC Interpolation

Frequency Synthesizers

Low-Power Pipelined ADC Design for Wireless LANs

Gert Veale / Christo Nel Grintek Ewation

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

Design of Continuous Time Sigma Delta ADC for Signal Processing Application

Research Overview. Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

Digital-Centric RF-CMOS technology

AST-GLSRF GLONASS Downconverter

A Complete Analog Front-End IC Design for ECG Signal Acquisition

How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion

Digitally Assisted Radio Evolution DARE

A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting

A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

12-Bit 1-channel 4 MSPS ADC

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

A 2.5 V 109 db DR ADC for Audio Application

A GSM Band Low-Power LNA 1. LNA Schematic

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues

D f ref. Low V dd (~ 1.8V) f in = D f ref

Re-configurable Switched Capacitor Sigma-Delta Modulator for MEMS Microphones in Mobiles

A 1.9GHz Single-Chip CMOS PHS Cellphone

Transcription:

A 0.0094mm 2 /Channel Time-Based Beat Frequency ADC in 65nm CMOS for Intra-Electrode Neural Recording Luke Everson 1, Somnath Kundu 1, Gang Chen 2, Zhi Yang 3, Timothy J. Ebner 2, and Chris H. Kim 1 1 Dept of Electrical and Computer Engineering 2 Dept of Neuroscience 3 Dept of Biomedical Engineering University of Minnesota, Minneapolis, MN 55455 USA 1

[µv~mv] + - PA LNA Motivation Conventional BPF PGA BUF AN MUX ADC N-bit [µv~mv] + - TIA Proposed BPF BF- ADC N-bit 2

Motivation C. Lopez, IEEE TBioCAS, 2017 3

Clinical Applications Alzheimer s disease is 6 th leading cause of death in US Neurodegenerative disease that also effects families of the patients $200B annual cost Need new tools to study causes to find cure 4

Schematic Signal Ref TIA BPF OSC f SIG f REF BFADC f= f REF f SIG N=f REF / f DFF Counter Freq. subtractor Neural BFADC Recording system Fully Integrated on-chip enabling high channel count density Digital Time-based Beat Frequency ADC 5

Analog Front End Signal Ref TIA BPF OSC f SIG f REF BFADC f= f REF f SIG N=f REF / f DFF Counter Freq. subtractor V DD /2 Thick Ox V out W V DD /2 V in 6

Band-pass Filter Signal Ref TIA BPF OSC f SIG f REF BFADC f= f REF f SIG N=f REF / f DFF Counter Freq. subtractor HPF LPF V LPF Thick Ox + NWell Caps Thick Ox V HPF V B V B Measured SNDR, (db) 25 20 15 10 5 0-5 65nmLP, 0.8V, 25C Spikes LFPs 10 100 1000 10000 Fundamental Input Frequency (Hz) 7

Current Controlled Oscillator Signal Ref TIA BPF OSC f SIG f REF BFADC f= f REF f SIG N=f REF / f DFF Counter Freq. subtractor 200 65nmLP, 1.2V, 25C V IN 3b 2b Frequency, (MHz) 160 120 80 40 Code=00100 0 0.2 0.4 0.6 0.8 1 1.2 Bias, (V) 8

Beat Frequency ADC BFADC Signal Ref TIA BPF OSC f SIG f REF f= f REF f SIG N=f REF / f DFF Counter Freq. subtractor 9

Silicon Odometer Beat Frequency Ckt Trap S Carrier D A B D Q C DFF VT (a.u.) 1.2 0.8 0.4 0 Trapping Detrapping 10

Silicon Odometer Beat Frequency Ckt Trap S Carrier D A D Q C B DFF VT (a.u.) 1.2 0.8 0.4 0 Trapping Detrapping A B 11

Silicon Odometer Beat Frequency Ckt Trap S Carrier D A B D Q C DFF VT (a.u.) 1.2 0.8 0.4 0 Trapping Detrapping B A 12

Silicon Odometer Beat Frequency Ckt Trap S Carrier D A D Q C B DFF VT (a.u.) 1.2 0.8 0.4 0 Trapping Detrapping B C f C =f A -f B A Sub-ps resolution + sub-µs measurement time 13

Beat Frequency ADC BFADC Signal Ref TIA BPF OSC f SIG f REF f= f REF f SIG N=f REF / f DFF Counter freq=f SIG Conventional Counter N Freq. subtractor freq=f REF /N 0 14

Linear vs BFADC Transfer Function f=f REF - f SIG freq=f SIG Counter N freq=f SIG DFF Counter N freq=f REF /N 0 freq=f REF N N 0 N= N 0 f SIG f REF N N 0 f SIG N= fsig -f REF f REF f SIG f REF f SIG N 0 50 100 200 Linear Quantizer BF Quantizer (This work) 50 49 2 = 2401 100 99 2 = 9801 200 199 2 = 39601 (Table shows quantizer gain normalized to f REF ) 15

Bench-top Performance SNR, [db] 35 30 25 20 15 10 5 65nmLP, 0.8V, 25C 0-90 -80-70 -60-50 -40 Input Voltage [dbfs] N=34.5 BF Quantizer Gain, [Count/freq] 10000 8000 6000 4000 2000 N=34.5 0 0.96 0.97 0.98 0.99 1 f SIG /f REF F in = 416Hz N = 34.5 gain is ~1100 0dBFS = 1.2V 16

In-vivo Results Purkinje fibers in anesthetized WT/FVB mouse Tungsten stimulation electrode Glass micropipette recording electrode Flavoprotien Autofluorescence to locate fibers 17

Comparison Table Parameters This Work [11]JSSC'17 [12]JSSC'16 [13]CICC'15 [5]CICC'15 [14]TCAS-I'15 ADC Type Beat Freq. VCO CT- VCO- 1-Step BF Incr.- Process/Supply 65nm/0.8V 40nm/1.2V 130nm/1.2V 130nm/1.2v 65nm/1.2V 180nm/1.2V Bandwidth 4.5kHz 200Hz 15MHz 1.7MHz 1.2KHz 4kHz Sampling Rate 50kHz 3kHz 500MHz 250MHz 50kHz 8kHz In 0db [dbfs]* -84-75 -80-75 -86-85 SNDR 1mVpp [db]** 20.9 35 20 14 22 22 ENOB 1mVpp [b]** 3.17 5.52 3.03 2.03 3.36 3.36 Power 52uW 7uW 20mW 910uW 34uW 34.8uW FoM @ F in [pj/conv]*** 683 @ 900Hz 380 @ 3Hz 81.4 @ 4.15MHz 66.6 @ 500kHz 1252 @ 300Hz 424 @ 175Hz Chip Area [mm 2 ] 0.046 2.16 1.3 0.04 0.096 0.0564 Area/Ch [mm 2 ] (Relative) 0.0094 (1x) 0.135 (14.5x) 1.3 (138x) 0.04 (4.3x) 0.078 (8.3x) 0.0564 (5.9x) Experiment In-vivo In-vitro - - - - *Input Amplitude at SNDR=0dB, 0dBFS=1.2V **Reported at V ***FoM =Power/(2*BW*2 ENOB in =1mV pp ) 18

Die Photo All passives on-chip 0.0094mm 2 /channel 0.046mm 2 Total area 19

Conclusions Beat Frequency ADC for Intra Electrode Neural Recording proposed Fully integrated- no off-chip passives Low channel area 0.0094mm 2 20.9dB SNDR @ 1mV pp input In-vivo experiment supports efficacy This research was supported in part by NSF IGERT grant DGE-1069104 and NIH grant NS 18338. 20