A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

Similar documents
A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

SiNANO-NEREID Workshop:

Passive Device Characterization for 60-GHz CMOS Power Amplifiers

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

A 60-GHz Broad-Band Frequency Divider in 0.13-μm CMOS

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding

A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16

Something More We Should Know About VCOs

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

1-GHz and 2.8-GHz CMOS Injection-locked Ring. Oscillator Prescalers. Rafael J. Betancourt-Zamora, Shwetabh Verma. and Thomas H.

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in

1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescalers

A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique

A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

A 484µm 2, 21GHz LC-VCO Beneath a Stacked-Spiral Inductor

High Data Rate 60 GHz CMOS Transceiver Design

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers

A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers

A Divide-by-Two Injection-Locked Frequency Divider with 13-GHz Locking Range in 0.18-µm CMOS Technology

A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider Chain in 65 nm CMOS Technology

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

High-Speed Serial Interface Circuits and Systems

Design and Analysis of Current Starved and Differential Pair VCO for low. Power PLL Application

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues

An HCI-Healing 60GHz CMOS Transceiver

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

/$ IEEE

Frequency Locking Techniques Based on Envelope Detection for Injection-Locked Signal Sources

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

A W-Band Phase-Locked Loop for Millimeter-Wave Applications

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs

Design and Analysis of Quadrature Voltage Controlled Oscillator for Wireless Communication Standards

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture

Digitally Assisted Wireless Transceivers and Synthesizers

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

D f ref. Low V dd (~ 1.8V) f in = D f ref

A 6-bit Subranging ADC using Single CDAC Interpolation

ECEN620: Network Theory Broadband Circuit Design Fall 2012

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

NEW WIRELESS applications are emerging where

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

SiGe PLL design at 28 GHz

A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Hong Kong University of Science and Technology. A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers

A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder

Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture. Advanced PLL Examples (Part I)

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

A LOW POWER CMOS TRANSCEIVER DESIGN FOR MEDICAL IMPANT COMMUNICATION SERVICE

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

An Injection Locked Ring VCO with Enhanced Phase Noise for 2.4GHz Band ZigBee Applications

THE reference spur for a phase-locked loop (PLL) is generated

Self-injection-locked Divide-by-3 Frequency Divider with Improved Locking Range, Phase Noise, and Input Sensitivity

A 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique

A Low-Noise Frequency Synthesizer for Infrastructure Applications

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

A Low Phase Noise LC VCO for 6GHz

A 25-GHz Differential LC-VCO in 90-nm CMOS

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application

ECEN620: Network Theory Broadband Circuit Design Fall 2014

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

Injection Locking. EECS 242 Lecture 26! Prof. Ali M. Niknejad

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

The Effect of Substrate Noise on VCO Performance

High Performance Digital Fractional-N Frequency Synthesizers

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O

Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop

Dual-Frequency GNSS Front-End ASIC Design

European Conference on Nanoelectronics and Embedded Systems for Electric Mobility

A 285-fs rms Integrated Jitter Injection-Locked Ring PLL with Charge-Stored Complementary Switch Injection Technique

A GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique

A SiGe 6 Modulus Prescaler for a 60 GHz Frequency Synthesizer

Transcription:

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute of Technology, Japan 2014/3/18 IEICE General Conference 2014

Outline 1 Motivation Conventional ILFDs Proposed Dual-Step-Mixing ILFD using a Direct Injection Technique Performance Comparison Frequency Drift over PVT variations Integration with 20GHz PLL Conclusion

Background 2 9-GHz unlicensed bandwidth at 60 GHz Several Gbps wireless communication IEEE 802.11ad/WiGig IEEE 802.15.3c Wireless HD ECMA-387 ISO/IEC13156 [1] http://www.tele.soumu.go.jp

Direct 60GHz Frequency Synthesizer 3 60GHz VCO Ref. Clock Phase/ Frequency Detector Charge Pump Low Pass Filter Digital Divider N M High speed frequency dividers Direct 60GHz VCO suffers from inferior phase noise due to Q of tank at 60GHz Power-hungry frequency divider is required

60GHz Frequency Synthesizers 4 Sub-harmonic injection REF PFD CP single-stage divide-by-4 ILFD 4 LPF 20GHz VCO 60GHz ILO 2 divide-by-2 CML divider consumes 15mW (40% of PLL) Digital Divider 2 2 [1] A. Musa, et al., JSSC 2011 60GHz push-push VCO REF PFD CP single-stage divide-by-6 ILFD 6 LPF 30GHz VCO 60GHz Divide-by-3 ILFD + divider chain consumes more than 50% of PLL Digital Divider 2 3 [2] T. Tsukizawa, et al., ISSCC 2013

High-speed Ring ILFD chains 5 30GHz 15GHz 5GHz Large power 2 ILFD 3 ILFD Digital Dividers Locking range mismatch 30GHz 6 ILFD 5GHz Digital Dividers Narrow locking range 20-GHz PLL needs a divide-by-4 ILFD 30-GHz PLL needs a divide-by-6 ILFD A technique to increase locking range of high-orderdivision in ILFDs is necessary

Conventional Direct Mixing Ring ILFD 6 LPF f out f inj = Nf out Nonlinearity f out 2f out (N-1)f out f Divide by N directly in one step Injection signal is directly divide by N Low power consumption Narrow Locking range

Progressive Mixing Ring ILFD (I) 7 2f out LPF f out f inj =4f out Nonlinearity X2 Multi-step mixing mechanism divide-by-2 n operation, e.g., 2, and 4 Locking range is enhanced through the use of stronger harmonics [3] A. Musa, et al., A-SSCC 2011

Progressive Mixing Ring ILFD (II) 8 High division ratio ILFD by reusing higher harmonic in cascoded configuration Osc. @ f o 5GHz M1 M2 M3 M4 M5 M6 M7 M8 M T1 M T2 M T3 M T4 Osc. @ 2f o 10GHz V bias V bias V bias V bias M T5 M INJ+ INJ- T6 Inj. @ 4f o V bias V bias [3] A. Musa, et al., A-SSCC 2011 Tail Injection 20GHz

Free Run Frequency (GHz) Issues of Conventional PMILFD (I) 9 Large headroom Impractical for low voltage design For 1.2 V supply, higher than 8 division is hard to be achieved RF8 injection (For divide-by-8) 4 x NMOS 4 overdrive voltage required Sensitive to PVT due to PMOS tuning ±10% supply pushing leads to a drift of free running frequency 12 10 8 6 3GHz Difference 4 1.15 1.2 1.25 1.3 Supply Voltage (V)

Injection Power (dbm) Issues of Conventional PMILFD (II) 10 Asymmetric Locking Range in+ in- V bias M1 injection M2 M T1 V bias out- out+ M T5 5 0-5 -10-15 -20-25 -30 Pbias=0.44 Pbias=0.40 Pbias=0.36 9 11 13 15 17 19 21 23 25 Injection Frequency (GHz) Intrinsic free-running frequency of ILFD is sensitive to large injection signal

Dual-Step Mixing using Direct Injection 11 secondary LPF f out 2f out f inj primary 2f out 4f out f X2,X4,... Dual-step mixing mechanism for divide-by-4 and divide-by-6 operation

Proposed ILFD Configuration 12 0 o 45 o 90 o 135 o 180 o 225 o 270 o 315 o 2f o @ 0 o 2f o @ 90 o 2f o @ 180 o 2f o @ 270 o +INJ -INJ I core I core I core I core Dual-Step Mixing with Second Harmonic Direct Injection

4 th Harmonic Output 2 nd Harmonic Output Output Signal Divide-by-4 Operation 13 ~5GHz ~10GHz ~20GHz Locked State of Divide-by-4 operation

6 th Harmonic Output 2 nd Harmonic Output Output Signal Divide-by-6 Operation 14 ~5GHz ~10GHz ~30GHz Locked State of Divide-by-6 operation

Proposed Schematic 15 0 o 45 o 90 o 135 o 180 o 225 o 270 o 315 o I REF M inj1 M inj2 V bias VDD V bias Injection signal+ M1 M2 M3 M4 IN- f out 2f out f R Injection signal- +OUT- Secondary Mixer R IN+ 2f out 4f out f To even-harmonic enhanced node Schematic of the Proposed Dual-Step-Mixing ILFD using Even-Harmonic Direct Injection Technique

Output signals Chip Micrograph 16 42μm 0.33mm 48μm ILFD Core Differential Injection Technology 65nm CMOS Core area 0.002mm 2

Injection Power (dbm) Experimental Results for divide-by-4 17 0-2 -4-6 -8-10 -12-14 -16 5.4mW 4.2mW 3.6mW 3.0mW 14 16 18 20 22 24 26 Injection Frequency (GHz) Required frequency range for the 60-GHz wireless standards

Divide-by-4 Performance Comparison 18 Features Div. Ratio Locking Range* (GHz) Locking Range* (%) Power (mw) FoM (%/mw) Area (mm 2 ) [4] Direct mixing 4 22.6-28 21 8.3 3.5 0.140 [5] Direct mixing 4 6.0-7.6 22 6.8 3.24 0.007 [6] Direct mixing 4 31.0-41.0 27 3.3 8.18 0.002 [7] LC Direct mixing 4 58.5-72.9 21.9 2.2 9.95 0.032 [8] CML + LC ILFD 4 13.5-30.5 77.3 7.3 10.6 0.33 [9]* Progressive mixing 4 13.4-21.3 31 3.9 7.95 0.003 This Evenharmonicenhanced 4 15.2-20.4 24.25 3.1 7.82 0.002 FoM=(%Lock Range)/(mW Power) [4] A-SSCC 07 [5] RFIC 04 [6] ISSCC 06 [7] CICC 12 [8] MTT 11 [9] A-SSCC 11

Injection Power (dbm) Experimental Results for divide-by-6 19 0-2 -4-6 -8-10 -12-14 -16 5.4mW 5.1mW 4.2mW 3.8mW 3.6mW 3.0mW 26 28 30 32 34 36 38 Injection Frequency (GHz) Required frequency range for the 60-GHz wireless standards

Divide-by-6 Performance Comparison 20 Features Div. Ratio Locking Range* (GHz) Locking Range* (%) Power (mw) FoM (%/mw) Area (mm 2 ) [4] Direct mixing 3 21.7-24.9 13.7 8.3 1.7 0.140 [5] Direct mixing 3 53.9-57.8 7.0 4.6 1.5 0.800 [6] Direct mixing 6 141.0-144.3 2.7 14.0 0.2 1.160 [7] Direct mixing 6 10.2-11.3 11.0 6.8 1.6 0.007 [8] Direct mixing 6 14.6-15.4 5.0 12.5 0.4 0.300 [9] This Current reused ILFD Evenharmonicenhanced FoM = (%Lock Range)/(mW Power) 6 121.0-124.8 3.5 4.5 0.8 0.140 6 27.7-32.0 13.2 3.1 4.0 0.002 [4] MTT 12 [5] ISSCC 09 [6] A-SSCC 11 [7] RFIC 04 [8] RFIC 05 [9] MTT 13

Measured Frequency (GHz) Measured Frequency (GHz) Measured Frequency (GHz) Frequency Drift over PVT variations 21 9 8 7 6 5 4 3 Conventional Proposed 1.1 1.15 1.2 1.25 1.3 Supply Voltage (V) 6.5 7 6 6 5.5 5 2014/3/18 5 0 20 40 60 80 100 Temperature ( C) 4 0 1 2 3 4 5 6 7 8 9 1011 Chip number

900um Integration with the 20GHz PLL 22 36MHz ref. 20GHz VCO 700um 2 PFD Charge Pump LPF (54,55,56, 57,58,59,60) 5 4 Proposed ILFD Proposed ILFD Proposed ILFD consumes only 4.2mW (Two cascading CML dividers consumes 14mW [1]) [1] K. Okada, et al., JSSC 2011

Phase noise (dbc/hz) Phase noise (dbc/hz) Phase noise (dbc/hz) Phase noise (dbc/hz) Experimental Results 23-20 Channel 1-20 Channel 2-40 -40-60 -60-80 -80-100 -100-120 -120-140 10K 100K 1M 10M -20-40 -60-80 -100-120 Offset Frequency (Hz) Channel 3-140 10K 100K 1M 10M -20-40 -60-80 -100-120 Offset Frequency (Hz) Channel 4 2014/3/18-140 10K 100K 1M 10M Offset Frequency (Hz) -140 10K 100K 1M 10M Offset Frequency (Hz)

Conclusions 24 An Dual-Step-Mixing ILFD using a Even- Harmonic Direct Injection Technique is proposed for an enhanced locking range of divide-by-6 and divide-by-4 operations It achieves the widest locking range reported for divide-by-6 operation and comparable performance with the state-of-the-art divide-by- 4 ILFDs This work is suitable to be integrated in pushpush or sub-harmonic injection-locked 60GHz PLLs

Thank you for your interest 25

Acknowledgement 26 This work was partially supported by MIC, SCOPE, MEXT, STARC, Canon Foundation, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

High Speed Frequency Dividers 27 High speed frequency dividers and VCO are the most power hungry parts of modern high frequency PLLs. Static Frequency Dividers: Wide locking range Consume considerable power Conventionally only divides by 2 Injection Locked Frequency Dividers (ILFDs) Limited locking range Low power consumption Can divide by higher than 2 10.2GHz 10.2GHz CLK Data Q QB Coupling Coupling 5GHz (Freerun) 5.1GHz Injection Locked

Locked Spectrum for Divide-by-4 mode Output power (dbm) 28-15 -25-35 Free-Running Injection Locked -45-55 -65-75 -85 5.20 5.30 5.40 5.50 5.60 5.70 5.80 Frequency (GHz) Injection frequency of 22GHz is applied

Locked Spectrum for Divide-by-6 mode Output power (dbm) 29-15 -25-35 -45-55 -65-75 -85 5.47 5.57 5.67 5.77 5.87 Frequency (GHz) Free-running Injection Locked Injection frequency of 34GHz is applied

Dual-Step Mixing using Direct Injection 30 secondary LPF f out 2f out f inj primary 2f out 4f out f X2,X4,... Dual-step mixing mechanism for divide-by-4 and divide-by-6 operation