Am27C Megabit (524,288 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

Similar documents
NTE27C D Integrated Circuit 2 Mbit (256Kb x 8) UV EPROM

NTE27C256 12D, NTE27C256 15D, NTE27C256 70D Integrated Circuit 256 Kbit (32Kb x 8) UV EPROM 28 Lead DIP Type Package

SOIC (SOP) NC A8 A9 A10 A11 A12 A13 A14 A15 A16 NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 BYTE/VPP GND O15/A-1 GND O7 O14 O6 O13 O5 O12 O4 VCC

4-Megabit (512K x 8) OTP EPROM AT27C040

NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM

HT27C020 OTP CMOS 256K 8-Bit EPROM

1-Megabit (128K x 8) Unregulated Battery-Voltage OTP EPROM AT27BV010

NM27C010 1,048,576-Bit (128K x 8) High Performance CMOS EPROM

256K (32K x 8) OTP EPROM AT27C256R

FM27C ,144-Bit (32K x 8) High Performance CMOS EPROM

NM27P Bit (256k x 8) POP Processor Oriented CMOS EPROM

NM27C ,288-Bit (64K x 8) High Performance CMOS EPROM

NMC27C64 65,536-Bit (8192 x 8) CMOS EPROM

NMC27C32B Bit (4096 x 8) CMOS EPROM

4-Megabit (512K x 8) OTP EPROM AT27C040. Features. Description. Pin Configurations

ELECTROSÓN M27C Mbit (128Kb x8) UV EPROM and OTP EPROM

M27128A. NMOS 128 Kbit (16Kb x 8) UV EPROM

M27C Mbit (512Kb x 8) UV EPROM and OTP EPROM. Feature summary


Obsolete Product(s) - Obsolete Product(s)

8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006

8Mb (1M x 8) One-time Programmable, Read-only Memory

PY263/PY264. 8K x 8 REPROGRAMMABLE PROM FEATURES DESCRIPTION. EPROM Technology for reprogramming. Windowed devices for reprogramming.

M27C256B. 256 Kbit (32Kb 8) UV EPROM and OTP EPROM. Feature summary

Battery-Voltage. 1-Megabit (64K x 16) Unregulated. High-Speed OTP EPROM AT27BV1024. Features. Description. Pin Configurations

27C Bit ( x 8) UV Erasable CMOS PROM Military Qualified


Battery-Voltage. 1-Megabit (128K x 8) Unregulated OTP EPROM AT27BV010. Features. Description. Pin Configurations

256K (32K x 8) Paged Parallel EEPROM AT28C256

4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT29BV040A

32K x 8 Power Switched and Reprogrammable PROM

2K x 8 Reprogrammable PROM

M27C Mbit (256Kb x 8) UV EPROM and OTP EPROM

M27C Mbit (256Kb x16) UV EPROM and OTP EPROM

128K (16K x 8-Bit) CMOS EPROM

4-Megabit (256K x 16) OTP EPROM AT27C4096

32K x 8 Power Switched and Reprogrammable PROM

E M27V Mbit (512Kb x 8) Low Voltage UV EPROM and OTP EPROM

256K (32K x 8) CMOS EPROM TSOP A11 A3 14 V PP A12 A7 A6 A5 A4 A3 PLCC VSOP A13 A14 A Microchip Technology Inc.

Fast read access time 70ns Low-power CMOS operation 100μA max standby 30mA max active at 5MHz. JEDEC standard packages 32-lead PDIP 32-lead PLCC

2K x 8 Reprogrammable PROM

2-megabit (256K x 8) Unregulated Battery-Voltage High-speed OTP EPROM AT27BV020

1-Megabit (64K x 16) OTP EPROM AT27C1024

8Mb (1M x 8) One-time Programmable, Read-only Memory

1Mb (128K x 8) Low Voltage, One-time Programmable, Read-only Memory

8K x 8 Power-Switched and Reprogrammable PROM

1Mb (64K x 16) Unregulated Battery Voltage, High-speed, One-time Programmable, Read-only Memory

256K (32K x 8) Unregulated Battery. Programmable, Read-only Memory

8-Megabit (1M x 8) OTP EPROM AT27C080. Features. Description. Pin Configurations

M27C Mbit (128Kb x8) UV EPROM and OTP EPROM

1Mb (128K x 8) Unregulated Battery Voltage, One-time Programmable, Read-only Memory

TMS27C BY 16-BIT UV ERASABLE TMS27PC BY 16-BIT PROGRAMMABLE READ-ONLY MEMORIES

32K Word x 8 Bit. Rev. No. History Issue Date Remark 2.0 Initial issue with new naming rule Dec.27,2004


P4C1299/P4C1299L. ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM FEATURES DESCRIPTION. Full CMOS, 6T Cell. Data Retention with 2.0V Supply (P4C1299L)

TMS27C BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC BIT PROGRAMMABLE READ-ONLY MEMORY

512K (64K x 8) Unregulated Battery. Programmable, Read-only Memory

P4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM

NM27C Bit (64K x 8) High Performance CMOS EPROM

M2732A. NMOS 32K (4K x 8) UV EPROM

1M Words By 8 bit. Rev. No. History Issue Date Remark 1.0 Initial issue Aug.17,2016

P4C1257/P4C1257L. ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS. Separate Data I/O

256K (32K x 8) Unregulated Battery-Voltage High-Speed OTP EPROM AT27BV256

E M27C Mbit (2Mb x 8 or 1Mb x 16) UV EPROM and OTP EPROM

E M27C Mbit (2Mb x8 or 1Mb x16) UV EPROM and OTP EPROM

M27C Kbit (64K x8) UV EPROM and OTP EPROM. Features

KEY FEATURES. Immune to Latch-UP Fast Programming. ESD Protection Exceeds 2000 V Asynchronous Output Enable GENERAL DESCRIPTION TOP VIEW A 10

32K-Word By 8 Bit. May. 26, 2005 Jul. 04, 2005 Oct. 06, 2005 May. 16, Revise DC characteristics Dec. 13, 2006

2K x 8 Reprogrammable Registered PROM

M27C Mbit (1Mb x 8) UV EPROM and OTP EPROM

High Speed Super Low Power SRAM CS16LV K-Word By 16 Bit. Revision History

P4C164LL. VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa

High Speed Super Low Power SRAM CS18LV Revision History. 8K-Word By 8 Bit

EEPROM AS58LC K x 8 EEPROM Radiation Tolerant. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535

E M27C Mbit (2Mb x 8 or 1Mb x 16) UV EPROM and OTP EPROM

P4C1256L LOW POWER 32K X 8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA

M27C Megabit (512K x 8) OTP EPROM

IS39LV040 / IS39LV010 / IS39LV512

UVEPROM SMJ27C K UVEPROM UV Erasable Programmable Read-Only Memory. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS

M27W Mbit (256Kb x 8) Low Voltage UV EPROM and OTP EPROM

Very Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) BLOCK DIAGRAM

Pm39LV512 / Pm39LV010

NOTE: This product has been replaced with UT28F256QLE or SMD device types 09 and 10.

BSI BH62UV8000. Ultra Low Power/High Speed CMOS SRAM 1M X 8 bit

EEPROM AS8ER128K32 FUNCTIONAL BLOCK DIAGRAM. 128K x 32 Radiation Tolerant EEPROM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS

E M27C Mb (2Mb x 8 or 1Mb x 16) UV EPROM and OTP EPROM

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

E M27C Mbit (1Mb x8 or 512Kb x16) UV EPROM and OTP EPROM

5V 128K X 8 HIGH SPEED CMOS SRAM

512 x 8 Registered PROM

DS1642 Nonvolatile Timekeeping RAM

Very Low Power CMOS SRAM 64K X 16 bit. Pb-Free and Green package materials are compliant to RoHS. STANDBY (ICCSB1, Max) V CC=3.0V

512K (64K x 8) Multiplexed. Addresses/Outputs. Low-voltage OTP EPROM AT27LV520

2-Megabit (128K x 16) OTP EPROM AT27C2048

Very Low Power CMOS SRAM 2M X 8 bit. Pb-Free and Green package materials are compliant to RoHS. STANDBY (ICCSB1, Max) V CC=3.0V

Ultra Low Power/High Speed CMOS SRAM 512K X 16 bit. Pb-Free and Green package materials are compliant to RoHS. STANDBY (ICCSB1, Max) V CC=3.

28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011A. Logic Diagram

1-Megabit (128K x 8) OTP EPROM AT27C010

TMS27C BIT UV ERASABLE PROGRAMMABLE TMS27PC BIT PROGRAMMABLE READ-ONLY MEMORY


Transcription:

FINAL Am27C040 4 Megabit (524,288 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time 90 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved pinout Plug in upgrade of 1 Mbit EPROM and 2 Mbit EPROMs Easy upgrade from 28-pin JEDEC EPROMs Single +5 V power supply ±10% power supply tolerance standard on most speeds 100% Flashrite programming Typical programming time of 1 minute Latch-up protected to 100 ma from 1 V to V CC + 1 V High noise immunity Compact 32-pin DIP, PDIP, PLCC, TSOP packages GENERAL DESCRIPTION The Am27C040 is a 4 Mbit ultraviolet erasable programmable read-only memory. It is organized as 512K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP packages, as well as plastic one-time programmable (OTP) packages. Typically, any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C040 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system. AMD s CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mw in active mode, and 100µW in standby mode. All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C040 supports AMD s Flashrite programming algorithm (100 µs pulses) resulting in typical programming time of 1 minute. BLOCK DIAGRAM V CC V SS V PP Data Outputs DQ0 DQ7 OE CE/PGM Output Enable Chip Enable and Prog Logic Output Buffers A0 A18 Address Inputs Y Decoder X Decoder Y Gating 4,194,304-Bit Cell Matrix 14971E-1 Publication# 14971 Rev: E Amendment/+1 Issue Date: July 1997

PRODUCT SELECTOR GUIDE Family Part No: Ordering Part No: V CC = 5.0 V ± 5% V CC = 5.0 V ± 10% Am27C040-95 -255-90 -120-150 -200 Max Access Time (ns) 90 120 150 200 250 CE (E) Access (ns) 90 120 150 200 250 OE (G) Access (ns) 40 50 65 75 100 CONNECTION DIAGRAMS Top View DIP PLCC V PP 1 32 V CC A12 A15 A16 V PP V CC A18 A17 A16 2 31 A18 4 3 2 1 32 31 30 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 3 4 5 6 7 8 9 10 11 12 13 30 29 28 27 26 25 24 23 22 21 20 A17 A14 A13 A8 A9 A11 OE (G) A10 CE/PGM (P) DQ7 DQ6 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 DQ1 DQ2 V SS DQ3 DQ4 DQ5 DQ6 29 28 27 26 25 24 23 22 21 A14 A13 A8 A9 A11 OE (G) A10 CE/PGM (P) DQ7 DQ1 14 19 DQ5 14971E-3 DQ2 15 18 DQ4 V SS 16 17 DQ3 14971E-2 Notes: 1. JEDEC nomenclature is in parenthesis. 2. The 32-pin DIP to 32-pin PLCC configuration varies from the JEDEC 28-pin DIP to 32-pin PLCC configuration. 2 Am27C040

CONNECTION DIAGRAMS TSOP A11 A9 A8 A13 A14 A17 A18 VCC VPP A16 A15 A12 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 OE A10 CE/PGM DQ7 DQ6 DQ5 DQ4 DQ3 VSS DQ2 DQ1 DQ0 A0 A1 A2 A3 Standard Pinout 14971E-4 PIN DESIGNATIONS A0 A18 = Address Inputs LOGIC SYMBOL CE(E)/PGM (P) = Chip Enable Input DQ0 DQ7 = Data Inputs/Outputs 19 A0 A18 8 OE (G) = Output Enable Input DQ0 DQ7 V CC = V CC Supply Voltage CE (E)/PGM (P) V PP = Program Voltage Input OE (G) V SS = Ground 14971E-5 Am27C040 3

ORDERING INFORMATION UV EPROM Products AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: AM27C040-90 D C B OPTIONAL PROCESSING Blank = Standard Processing B = Burn-In TEMPERATURE RANGE C = Commercial (0 C to +70 C) I = Industrial ( 40 C to +85 C) E = Extended ( 55 C to +125 C) PACKAGE TYPE D = 32-Pin Ceramic DIP (CDV032) SPEED OPTION See Product Selector Guide and Valid Combinations DEVICE NUMBER/DESCRIPTION Am27C040 4 Megabit (512K x 8-Bit) CMOS UV EPROM AM27C040-90 V CC = 5.0 V ± 10% AM27C040-95 V CC = 5.0 V ± 5% Valid Combinations DC, DI Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations. AM27C040-120 AM27C040-150 DC, DCB, DE, DEB, DI, DIB AM27C040-200 AM27C040-255 V CC = 5.0 V ± 5% DC, DCB, DI, DIB 4 Am27C040

ORDERING INFORMATION OTP EPROM Products AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: AM27C040-90 J C OPTIONAL PROCESSING Blank = Standard Processing TEMPERATURE RANGE C = Commercial (0 C to +70 C) I = Industrial ( 40 C to +85 C) PACKAGE TYPE P = 32-Pin Plastic DIP (PD 032) J = 32-Pin Rectangular Plastic Leaded Chip Carrier (PL 032) E = 32-Pin Thin Small Outline Package (TSOP) Standard Pinout (TS 032) SPEED OPTION See Product Selector Guide and Valid Combinations DEVICE NUMBER/DESCRIPTION Am27C040 4 Megabit (512K x 8-Bit) CMOS OTP EPROM AM27C040-90 V CC = 5.0 V ± 10% AM27C040-95 V CC = 5.0 V ± 5% Valid Combinations Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations. AM27C040-120 AM27C040-150 PC, PI, JC, JI, EC, EI AM27C040-200 AM27C040-255 V CC = 5.0 V ± 5% Am27C040 5

FUNCTIONAL DESCRIPTION Erasing the Am27C040 In order to clear all locations of their programmed contents, it is necessary to expose the Am27C040 to an ultraviolet light source. A dosage of 15 W seconds/cm 2 is required to completely erase an Am27C040. This dosage can be obtained by exposure to an ultraviolet lamp wavelength of 2537 Å with intensity of 12,000 mw/cm 2 for 15 to 20 minutes. The Am27C040 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure. It is important to note that the Am27C040, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C040 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance. Programming the Am27C040 Upon delivery, or after each erasure, the Am27C040 has all 4,194,304 bits in the ONE, or HIGH state. ZEROs are loaded into the Am27C040 through the procedure of programming. The programming mode is entered when 12.75 V ± 0.25 V is applied to the V PP pin, CE/PGM is at V IL and OE is at V IH. For programming, the data to be programmed is applied 8 bits in parallel to the data output pins. The Flashrite algorithm reduces programming time by using a 100 µs programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C040. This part of the algorithm is done at V CC = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at V CC = V PP = 5.25 V. Please refer to Section 5 for the programming flow chart and characteristics. Program Inhibit Programming of multiple Am27C040s in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs of the parallel Am27C040 may be common. A TTL low-level program pulse applied to an Am27C040 CE/PGM input with V PP = 12.75 V ± 0.25 V, and OE HIGH will program that Am27C040. A high-level CE/PGM input inhibits the other Am27C040s from being programmed. Program Verify A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE and CE/PGM at V IL, and V PP between 12.5 V and 13.0 V. Auto Select Mode The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25 C ± 5 C ambient temperature range that is required when programming the Am27C040. To activate this mode, the programming equipment must force 12.0 V ± 0.5 V on address line A9 of the Am27C040. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V IL to V IH. All other address lines must be held at V IL during auto select mode. Byte 0 (A0 = V IL ) represents the manufacturer code, and Byte 1 (A0 = V IH ), the device identifier code. For the Am27C040, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit. Read Mode The Am27C040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE/PGM) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t ACC ) is equal to the delay from CE/ PGM to output (t CE ). Data is available at the outputs t OE after the falling edge of OE, assuming that CE/PGM has been LOW and addresses have been stable for at least t ACC t OE. 6 Am27C040

Standby Mode The Am27C040 has a CMOS standby mode which reduces the maximum V CC current to 100 µa. It is placed in CMOS-standby when CE/PGM is at V CC ± 0.3 V. The Am27C040 also has a TTL-standby mode which reduces the maximum V CC current to 1.0 ma. It is placed in TTL-standby when CE/PGM is at V IH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input. Output OR-Tieing To accommodate multiple memory connections, a two-line control function is provided to allow for: Low memory power dissipation Assurance that output bus contention will not occur It is recommended that CE/PGM be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device. System Applications During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µf ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V CC and V SS to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 µf bulk electrolytic capacitor should be used between V CC and V SS for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array. MODE SELECT TABLE Pins Mode CE/PGM OE A0 A9 V PP Outputs Read V IL V IL X X X D OUT Output Disable V IL V IH X X X HIGH Z Standby (TTL) V IH X X X X HIGH Z Standby (CMOS) V CC + 0.3 V X X X X HIGH Z Program V IL V IH X X V PP D IN Program Verify V IL V IL X X V PP D OUT Program Inhibit V IH X X X V PP HIGH Z Auto Select (Note 3) Manufacturer Code V IL V IL V IL V H X 01H Device Code V IL V IL V IH V H X 9BH Note: 1. V H = 12.0 V ± 0.5 V. 2. X = Either V IH or V IL 3. A1 A8 = A10 A18 = V IL 4. See DC Programming Characteristics for V PP voltage during programming Am27C040 7

ABSOLUTE MAXIMUM RATINGS Storage Temperature OTP Products................ 65 C to +125 C All Other Products............. 65 C to +150 C Ambient Temperature with Power Applied............. 55 C to + 125 C Voltage with Respect to V SS All pins except A9, V PP, V CC (Note 1).............. 0.6 V to V CC +0.5 V A9 and V PP (Note 2)............. 0.6 V to +13.5 V V CC.......................... 0.6 V to +7.0 V 1. During voltage transitions, inputs may overshoot V SS to 2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins may overshoot to V CC + 2.0 V for periods up to 20ns. 2. During voltage transitions, A9 and V PP may overshoot V SS to 2.0 V for periods of up to 20 ns. A9 and V PP must not exceed +13.5 V at any time. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability. OPERATING RANGES Commercial (C) Devices Ambient Temperature (T A )........... 0 C to +70 C Industrial (I) Devices Ambient Temperature (T A )......... 40 C to +85 C Extended (E) Devices Ambient Temperature (T A )........ 55 C to +125 C Supply Read Voltages V CC for Am27C040-95, 255...... +4.75 V to +5.25 V V CC for Am27C040-90, 120, 150, 200.................... +4.50 V to +5.50 V Operating ranges define those limits between which the functionality of the device is guaranteed. 8 Am27C040

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, and 4) Parameter Symbol Parameter Description Test Conditions Min Max Unit V OH Output HIGH Voltage I OH = 400 µa 2.4 V V OL Output LOW Voltage I OL = 2.1 ma 0.45 V V IH Input HIGH Voltage 2.0 V CC + 0.5 V V IL Input LOW Voltage 0.5 +0.8 V Input Load Current V IN = 0 V to V CC C/I Devices 1.0 I LI E Devices 5.0 µa I LO Output Leakage Current V OUT = 0 V to V CC 5.0 µa I CC1 V CC Active Current (Note 3) CE = V IL, f = 10 MHz, I OUT = 0 MA C/I Devices 40 E Devices 60 ma I CC2 V CC TTL Standby Current CE = V IH 1.0 ma I CC3 I PP1 V CC CMOS Standby Current V PP Current During Read CE = V CC ± 0.3 V 100 µa CE = OE = V IL, V PP = V CC 100 µa Note: 1. V CC must be applied simultaneously or before V PP and removed simultaneously or after V PP 2. Caution: The Am27C040 must not be removed from (or inserted into) a socket when V CC or V PP is applied. 3. Icc1 is tested with OE = V IH to simulate open outputs. 4. Minimum DC Input Voltage is 0.5. During transitions, the inputs may overshoot to 2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is Vcc +0.5 V, which may overshoot to V CC +2.0 V for periods less than 20 ns. Supply Current in ma 25 20 15 10 5 1 2 3 4 5 6 7 8 9 10 Frequency in MHz Figure 1. Typical Supply Current vs. Frequency V CC = 5.5 V, T = 25 C 14971E-6 Supply Current in ma 25 20 15 10 5 75 50 25 0 25 50 75 100 125 150 Temperature in C Figure 2. Typical Supply Current vs. Temperature V CC = 5.5 V, f = 10 MHz 14971E-7 Am27C040 9

CAPACITANCE Parameter Symbol Parameter Description Test Conditions CDV032 PD 032 PL 032 TS 032 Typ Max Typ Max Typ Max Typ Max Unit C IN C OUT Input Capacitance Output Capacitance V IN = 0 V 10 12 10 12 8 10 10 12 pf V OUT = 0 V 12 15 12 15 9 12 12 14 pf Notes: 1. This parameter is only sampled and not 100% tested. 2. T A = +25 C, f = 1 MHz. AC CHARACTERISTICS Parameter Symbols Am27C040 JEDEC Standard Description Test Setup -90-95 -120-150 -200-255 Unit t AVQV t ACC Address to Output Delay CE = OE = V IL Max 90 120 150 200 250 ns t ELQV t CE Chip Enable to Output Delay OE = V IL Max 90 120 150 200 250 ns t GLQV t OE Output Enable to Output Delay CE = V IL Max 40 50 65 75 75 ns t EHQZ t GHQZ t DF (Note 3) Chip Enable High or Output Enable High, Whichever Occurs First, to Output Float Max 30 30 30 40 60 ns t AXQX t OH Output Hold Time from Addresses, CE or OE, Whichever Occurs First Min 0 0 0 0 0 ns Notes: 1. Caution: Do not remove the Am27C040 from (or insert it into) a socket or board that has V PP or V CC applied. 2. V CC must be applied simultaneously or before V PP, and removed simultaneously or after V PP. 3. This parameter is sampled and not 100% tested. 4. Switching characteristics are over operating range, unless otherwise specified. 5. Test Conditions: Output Load: 1 TTL gate and C L = 100 pf Input rise and fall times: 20 ns Input pulse levels: 0.45 V to 2.4 V Timing measurement reference level, inputs and outputs: 0.8 V and 2.0 V 10 Am27C040

SWITCHING TEST CIRCUIT Device Under Test 2.7 kω 5.0 V C L 6.2 kω Diodes = IN3064 or Equivalent CL = 100 pf including jig capacitance 14971E-6 SWITCHING TEST WAVEFORM 2.4 V 2.0 V Test Points 2.0 V 0.8 V 0.8 V 0.45 V 14971E-7 Input Output AC Testing: Inputs are driven at 2.4 V for a Logic 1" and 0.45 V for a Logic 0". Input pulse rise and fall times are 20 ns Am27C040 11

KEY TO SWITCHING WAVEFORMS WAVEFORM INPUTS OUTPUTS Must Be Steady Will Be Steady May Change from H to L Will Be Changing from H to L May Change from L to H Will Be Changing from L to H Don t Care, Any Change Permitted Changing, State Unknown Does Not Apply Center Line is High Impedance Off State KS000010 SWITCHING WAVEFORM 2.4 Addresses 0.45 2.0 0.8 Addresses Valid 2.0 0.8 CE/PGM t CE OE Output High Z t ACC (Note 1) t OE Valid Output t OH t DF (Note 2) High Z Note: 1. OE may be delayed up to t ACC - t OE after the falling edge of the addresses without impact on t ACC. 2. DF is specified from OE or CE, whichever occurs first. 14971E-10 12 Am27C040

REVISION SUMMARY FOR AM27C040 Product Selector Guide: Added -90 (90 ns, ±10% V CC ) and deleted -100 speed options. Ordering Information, UV EPROM Products: The -90 part number is now listed in the example. Valid Combinations: Added -90 and deleted -100 speed options in valid combinations. Ordering Information, OTP EPROM Products: The -90 part number is now listed in the example. Valid Combinations: Added -90 and deleted -100 speed options in valid combinations. Programming the Am27C040: The fourth paragraph should read, Please refer to Section 5 for programming. Operating Ranges: Changed Supply Read Voltages listings to match those in the Product Selector Guide. AC Characteristics: Added -90 and deleted -100 speed options in table, rearranged notes, moved text from table title to Note 4, renamed table. Am27C040 13