NAME: Last First Signature

Similar documents
Department of Electrical Engineering IIT Madras

Digital Integrated Circuits A Design Perspective. The Devices. Digital Integrated Circuits 2nd Devices

Solid State Device Fundamentals

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Semiconductor Physics and Devices

EFM Ec. a) Sketch the electrostatic potential inside the semiconductor as a function of position.

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Semiconductor Devices Lecture 5, pn-junction Diode

Sub-Threshold Region Behavior of Long Channel MOSFET

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

6.012 Microelectronic Devices and Circuits

CHAPTER 8 The PN Junction Diode

MOSFET short channel effects

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre

Session 10: Solid State Physics MOSFET

Unless otherwise specified, assume room temperature (T = 300 K).

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Section 2.3 Bipolar junction transistors - BJTs

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Physics 160 Lecture 5. R. Johnson April 13, 2015

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

CHAPTER 8 The pn Junction Diode

FUNDAMENTALS OF MODERN VLSI DEVICES

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

problem grade total

EE70 - Intro. Electronics

Three Terminal Devices

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

CHAPTER 8 The PN Junction Diode

Solid State Devices- Part- II. Module- IV

MOS Field Effect Transistors

ECE 3040 Dr. Alan Doolittle.

PHYSICS OF SEMICONDUCTOR DEVICES

EECE 481. MOS Basics Lecture 2

MOSFET Parasitic Elements

UNIT 3: FIELD EFFECT TRANSISTORS

FET(Field Effect Transistor)

I E I C since I B is very small

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

MOSFET & IC Basics - GATE Problems (Part - I)

Fundamentals of Power Semiconductor Devices

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

PHYS 3050 Electronics I

10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional)

CHAPTER 2 LITERATURE REVIEW

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

PN Junction in equilibrium

Ch5 Diodes and Diodes Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

1 Introduction to analog CMOS design

EE5320: Analog IC Design

Organic Electronics. Information: Information: 0331a/ 0442/

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

Key Questions. ECE 340 Lecture 39 : Introduction to the BJT-II 4/28/14. Class Outline: Fabrication of BJTs BJT Operation

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

THE METAL-SEMICONDUCTOR CONTACT

INTRODUCTION: Basic operating principle of a MOSFET:

Field Effect Transistors (npn)

Performance Evaluation of MISISFET- TCAD Simulation

UNIT 3 Transistors JFET

Basic Fabrication Steps

Power Semiconductor Devices

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations.

ECE4902 B2015 HW Set 1

Intrinsic Semiconductor

Introduction to Electronic Devices

INTRODUCTION TO MOS TECHNOLOGY

EC T34 ELECTRONIC DEVICES AND CIRCUITS

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Today's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Power MOSFET Zheng Yang (ERF 3017,

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

R a) Draw and explain VI characteristics of Si & Ge diode. (8M) b) Explain the operation of SCR & its characteristics (8M)

Lecture #29. Moore s Law

MOS Capacitance and Introduction to MOSFETs

ECSE 6300 IC Fabrication Laboratory Lecture 10 Device Characterization. Die Image

Tunneling Field Effect Transistors for Low Power ULSI

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors-

Lecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Digital Integrated Circuits EECS 312

Lecture 24 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) The Long Metal-Oxide-Semiconductor Field-Effect Transistor

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Introduction to semiconductor technology

Semiconductor Devices

Transcription:

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT ID#: E-MAIL: INSTRUCTIONS: 1. Use the values of physical constant provided below. 2. SHOW YOUR WORK. (Make your methods clear to the grader!) 3. Clearly mark (underline or box) numeric answers. Specify the units on answers whenever appropriate. 1 / 30 2 / 30 3 / 40 4 / 30 5 / 30 6 / 40 Total: / 200

Problem 1: Semiconductor Fundamentals [30 points] Consider the following uniformly doped n-type Si sample of length 100 µm, maintained at T = 300K: Light incident on the surface is absorbed at x = 0, resulting in Δp n0 = 10 8 /cm 3 excess holes at x = 0. (The generation rate for x > 0 is zero.) a) Describe the carrier actions (drift, diffusion, recombination-generation) in this sample. [5 pts] b) i) Write a differential equation (simplest form possible) for the excess hole concentration Δp n, for x > 0. [5 pts] ii) What is the general solution for this differential equation? [2 pts] iii) What boundary conditions must Δp n (x) satisfy? [2 pts] iv) Solve for Δp n (x) and sketch it accurately on the axes provided below. Indicate the maximum value, and the point at which Δp n (x) falls to 1/e of the maximum value. [3 pts]

c) Draw the high-band diagram for this sample, indicating the positions of the quasi-fermi levels for electrons and holes (F N and F P, respectively) relative to the intrinsic Fermi Level E i. [5 pts] d) Do low-level injection conditions prevail throughout this sample? Justify your answer. [2 pts] e) Do equilibrium conditions prevail throughout this sample? Justify your answer. [2 pts] f) Estimate the resistivity of this sample. [4 pts]

Problem 2: Metal-Semiconductor Contact [30 points] The following is the equilibrium (T = 300K) energy-band diagram for an ideal metal-semiconductor contact: a) Label the Schottky barrier height (φ B ) and built-in voltage (V bi ) on the band diagram above. Calculate the values of φ B and V bi. [6 pts] b) Is this a rectifying or ohmic contact? Explain why. [3 pts] c) What does qv bi represent? (Why is there a built-in voltage?) [2 pts] d) Sketch the energy-band diagram for this M-S contact with 0.3 V forward bias applied (V A = 0.3 V). Indicate qv A on your diagram. [5 pts]

e) Explain how the doping concentration in the silicon can be determined from capacitance measurements. [8 pts] f) Sketch the equilibrium energy-band diagram for a metal (φ M = 4.8 ev) contact of degenerately doped n-type silicon. Why is this practically an ohmic contact? [6 pts]

Problem 3: pn Junction Diode [40 points] A pn diode is formed by introducing boron into the surface region of a Si sample uniformly doped with phosphorus: a) Draw the equilibrium (T = 300K) energy-band diagram for this diode. Indicate the position of E F relative to E i in the quasi-neutral regions. (Numerical values are required.) Label the depletion width W and built-in potential V bi, and calculate their values. [15 pts] b) Sketch the energy-band diagram for this diode with a large reverse bias applied. Use this diagram to explain how reverse-bias breakdown occurs. [5 pts]

c) Suppose a forward bias of 0.6 V is applied to this diode: (Note that [exp(qv A /kt)] = 10 10 ) i) Sketch the excess minority carrier profiles in the quasi-neutral regions. Indicate their values at the edges of the depletion region. [6 pts] ii) Estimate the total amount of excess minority carrier charge (in units of C/cm 2 ) stored in the diode. [4 pts] iii) Estimate the diode current density. [5 pts] iv) Suppose the diode is suddenly shut off at t = 0 by disconnecting it from the circuit, so that no current flows for times t > 0. Show how the excess minority carrier charge on the n-side changes, for t > 0. Estimate the time required for the diode voltage to reach 0 V. [5 pts]

Problem 5: Metal-Oxide-Semiconductor Capacitor [30 pts] a) Was this C-V characteristic measured using a high-frequency ac signal, or low-frequency ac signal? How do you know? [3 pts] b) Is the Si substrate n-type, or p-type? Justify your answer. [3 pts] c) Is the poly-si gate doped heavily in n-type or p-type? Justify your answer. [3 pts] d) Sketch the MOS energy-band diagram corresponding to the gate bias at point A on the C-V curve. [6 pts]

e) Describe how you would obtain the following parameters from the C-V data: i) gate-oxide thickness (T ox ) [3 pts] ii) substrate doping concentration (N sub ) [4 pts] iii) flatband voltage (V FB ) [4 pts] iv) fixed oxide charge density (Q F ) [3 pts]

Problem 6: MOS Field-Effect Transistor [40 points] a) In a certain CMOS technology, the electrical oxide thickness it T oxe = 3.45 nm, the body-effect factor is m = 1.2, and the absolute value of the threshold voltage of a long-channel MOSFET is V T = 0.4 V. i) Sketch the I D vs. V DS characteristic for an n-channel MOSFET of channel width W = 1 µm, channel length L = 1 µm, and gate bias V GS = 1.5 V. Indicate the values of V Dsat and I Dsat. [10 pts] ii) For what channel lengths will the effect of velocity saturation be significant (i.e. resulting in a reduction in I Dsat by more than a factor of 2)? v sat = 8 x 10 6 cm/s. [5 pts]

b) Short-Answer Questions i) What does the factor m in the MOSFET drain current (I DS ) equation account for? (Why is it needed in order to accurately predict the drain current flowing in a MOSFET?) [4 pts] ii) for a given process technology (i.e. fixed gate-oxide thickness, source/drain junction depth, and channel doping concentration), why does the magnitude of V T decrease at very short channel lengths L? [4 pts] iii) How does the leakage current of a MOSFET change with increasing temperature? Justify your answer. [4 pts]

c) Indicate in the table below (by checking the appropriate box for each line) the effect of decreasing the gate oxide thickness (T oxe ) on the performance parameters of an n-channel MOSFET. Provide brief justification for each of your answers. [12 pts] MOSFET parameter increases decreases remains the same Transconductance (g m ) Body effect parameter (γ) Subthreshold swing (S)