2Mx32 5V NOR FLASH MODULE

Similar documents
White Electronic Designs

32Mbit, 1MX32, 5V CMOS S-RAM MODULE

IS39LV040 / IS39LV010 / IS39LV512

HM K 8 High Speed CMOS SRAM. Description. Features. Interface MATRA MHS. Block Diagram

Rev. No. History Issue Date Remark

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. J Updated drawing paragraphs. -sld Charles F. Saffle

LY62L K X 8 BIT LOW POWER CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

LY K X 8 BIT LOW POWER CMOS SRAM

LY K X 8 BIT LOW POWER CMOS SRAM

Rev. No. History Issue Date Remark

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. G Added case outline B. Added note to paragraph sld Raymond Monnin

Pm39LV512 / Pm39LV010

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

UM61512A Series 64K X 8 BIT HIGH SPEED CMOS SRAM. Features. General Description. Pin Configurations UM61512AV UM61512A

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

IS62WV20488ALL IS62WV20488BLL

10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13

IDT71V424S/YS/VS IDT71V424L/YL/VL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

JANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11

HY62WT08081E Series 32Kx8bit CMOS SRAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

UTRON UT K X 8 BIT LOW POWER CMOS SRAM

Revision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final

IS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS

EEPROM AS8ER128K32 FUNCTIONAL BLOCK DIAGRAM. 128K x 32 Radiation Tolerant EEPROM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV102416ALL IS62WV102416BLL IS65WV102416BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

256K (32K x 8) Paged Parallel EEPROM AT28C256

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

IDT71V016SA/HSA. 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

IS65C256AL IS62C256AL

Rev. No. History Issue Date Remark

IS61/64WV5128EFALL IS61/64WV5128EFBLL. 512Kx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

LY V 128K X 16 BIT HIGH SPEED CMOS SRAM

HY62256A Series 32Kx8bit CMOS SRAM

4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT29BV040A

IS61WV20488FALL IS61/64WV20488FBLL. 2Mx8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV20488ALL IS62WV20488BLL

power and 32,786 x 8-bits and outputs -2.0V(min.) data fabricated using

LY61L K X 16 BIT HIGH SPEED CMOS SRAM

IS64WV3216BLL IS61WV3216BLL

IS62WV102416FALL/BLL IS65WV102416FALL/BLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM MARCH 2018

LY61L25616A 256K X 16 BIT HIGH SPEED CMOS SRAM

IS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT

IS62WV20488FALL/BLL IS65WV20488FALL/BLL. 2Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM NOVEMBER 2018

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV102416GALL/BLL IS65WV102416GALL/BLL. 1024Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM. FUNCTIONAL Block Diagram NOVEMBER 2017

Rev. No. History Issue Date Remark

PRELIMINARY PRELIMINARY

A23W9308. Document Title 524,288 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

A426316B Series 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Document Title 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE.

256K (32K x 8) CMOS EPROM TSOP A11 A3 14 V PP A12 A7 A6 A5 A4 A3 PLCC VSOP A13 A14 A Microchip Technology Inc.

IS61/64WV25616FALL IS61/64WV25616FBLL. 256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES DESCRIPTION

IS65LV256AL IS62LV256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV10248EEALL IS61/64WV10248EEBLL. 1Mx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM OCTOBER 2018

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

IS62C10248AL IS65C10248AL

IS65C256AL IS62C256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV102416FALL IS61/64WV102416FBLL. 1Mx16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

IS62WV2568ALL IS62WV2568BLL

SRM2B256SLMX55/70/10

IS62WV5128EHALL/BLL IS65WV5128EHALL/BLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JULY 2018 DESCRIPTION

A0-A16. February /42

Am27C Megabit (524,288 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

Rad. Tolerant 128Kx8, 5-Volt Very Low Power CMOS SRAM M65608E

256K (32K x 8) OTP EPROM AT27C256R

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

IS61/64WV12816EFALL IS61/64WV12816EFBLL. 128Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

DECODER I/O DATA CONTROL CIRCUIT

IS62C25616EL, IS65C25616EL

IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM JANUARY 2018

Rad. Tolerant 8K x 8-5 volts Very Low Power CMOS SRAM AT65609EHW

EEPROM AS58LC K x 8 EEPROM Radiation Tolerant. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

FUNCTIONAL BLOCK DIAGRAM

M27128A. NMOS 128 Kbit (16Kb x 8) UV EPROM

IS62WV6416ALL IS62WV6416BLL

TMS27C BY 16-BIT UV ERASABLE TMS27PC BY 16-BIT PROGRAMMABLE READ-ONLY MEMORIES

IS62WV25616ALL IS62WV25616BLL

IS62C5128BL, IS65C5128BL

Document Title. Revision History. 32Kx8 bit Low Power CMOS Static RAM. Remark. History. Revision No. Draft Data. Design target. Initial draft 0.

IS62WV5128EALL/EBLL/ECLL IS65WV5128EBLL/ECLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2017

ipem 16 MB ASYNC SRAM AS8S512K32PECA 16Mb, 512Kx32 CMOS 5.0V, High Speed Static RAM Integrated Plastic Encapsulated Microcircuit

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

Transcription:

2Mx32 5V NOR FLASH MODULE WF2M32-XXX5 FEATURES Access Time of 90, 120, 150ns Packaging: 66 pin, PGA Type, 1.15" square, Hermetic Ceramic HIP (Package 401). 6 lead, Hermetic CQFP (G2U), 22.4mm (0.0") square (Package 510) 3.56mm (0.140") height. Designed to fit JEDEC 6 lead 0.990" CQFJ footprint (FIGURE 3) Sector Architecture 32 equal size sectors of 64KBytes per each 2Mx chip Any combination of sectors can be erased. Also supports full chip erase. Minimum 100,000 Write/Erase Cycles Minimum Organized as 2Mx32 Commercial, Industrial, and Military Temperature Ranges 5 Volt Read and Write Low Power CMOS Data# Polling and Toggle Bit feature for detection of program or erase cycle completion. Supports reading or programming data to a sector not being erased. pin resets internal state machine to the read mode. Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity * This product is subject to change without notice. Note: For programming information and waveforms refer to Flash Programming 16M5 Application Note AN003. and RY/BY# function and timings don't apply to this device. FIGURE 1 PIN CONFIGURATION FOR WF2M32-XHX5 Top View 1 12 23 34 45 56 I/O I/O9 I/O10 A14 WE2# CS2# I/O11 I/O15 I/O14 I/O13 I/O12 I/O24 I/O25 I/O26 A7 CS4# WE4# I/O27 I/O31 I/O30 I/O29 I/O2 Pin Description I/O0-31 Data Inputs/Outputs A0-20 Address Inputs WE1-4# Write Enables CS1-4# Chip Selects Output Enable Power Supply Ground A16 A10 A12 A4 A1 Block Diagram A11 A9 A17 A20 A5 A2 A0 A1 A15 WE1# I/O7 A13 A A6 WE3# A3 I/O23 A0-20 WE1# CS1# WE2# CS2# WE3# CS3# WE4# CS4# I/O0 CS1# I/O6 I/O16 CS3# I/O22 2M x 2M x 2M x 2M x I/O1 A19 I/O5 I/O17 I/O21 I/O2 I/O3 I/O4 I/O1 I/O19 I/O20 11 22 33 44 55 66 I/O0-7 I/O-15 I/O16-23 I/O24-31 internally tied to in the HIP package for this pin configuration. See Alternate Pin Configuration with tied to pin 12 for system control of reset (FIGURE 10, page 11). 1 4339.12E-016-ss-WF2M32-XXX5

FIGURE 2 PIN CONFIGURATION FOR WF2M32-XG2UX5 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 10 11 12 13 14 15 16 17 1 19 20 21 22 23 24 25 26 Top View A0 A1 A2 A3 A4 A5 CS3# CS4# WE1# A6 A7 A A9 A10 9 7 6 5 4 3 2 1 6 67 66 65 64 63 62 61 27 2 29 30 31 32 33 34 35 36 37 3 39 40 41 42 43 60 59 5 57 56 55 54 53 52 51 50 49 4 47 46 45 44 I/O16 I/O17 I/O1 I/O19 I/O20 I/O21 I/O22 I/O23 I/O24 I/O25 I/O26 I/O27 I/O2 I/O29 I/O30 I/O31 A0-20 Pin Description I/O0-31 Data Inputs/Outputs A0-20 Address Inputs WE1-4# Write Enables CS1-4# Chip Selects Output Enable Power Supply Ground Reset Block Diagram WE1# CS1# WE2# CS2# WE3# CS3# WE4# CS4# A11 A12 A13 A14 A15 A16 CS1# CS2# A17 WE2# WE3# WE4# A1 A19 A20 2M x 2M x 2M x 2M x I/O0-7 I/O-15 I/O16-23 I/O24-31 The WEDC 6 lead G2U CQFP fills the same fit and function as the JEDEC 6 lead CQFJ or 6 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form. 2 4339.12E-016-ss-WF2M32-XXX5

ABSOLUTE MAXIMUM RATINGS Parameter Symbol Ratings Unit Voltage on Any Pin Relative to VSS VT -2.0 to +7.0 V Storage Temperature Tstg -65 to +150 C Endurance Write/Erase Cycles 100,000 min cycles Data Retention 20 years 1. Minimum DC voltage on input or I/O pins is 0.5 V. During voltage transitions, inputs may overshoot VSS to 2.0 V for periods of up to 20 ns. See. Maximum DC voltage on output and I/O pins is + 0.5 V. During voltage transitions, outputs may overshoot to + 2.0 V for periods up to 20 ns. See. 2. Minimum DC input voltage on A9,, pins is 0.5V. During voltage transitions, A9,, pins may overshoot VSS to 2.0 V for periods of up to 20 ns. See Maximum DC input voltage on A9,, and is 12.5 V which may overshoot to 13.5 V for periods up to 20 ns. CAPACITAE TA = +25 C, f = 1.0MHz Parameter Symbol Max Unit capacitance COE 50 pf WE1-4# capacitance HIP (PGA) CWE 20 pf HIP (Alternate pinout) CWE 50 pf CQFP G4T CWE 50 pf CQFP G2U CWE 20 pf G2U (Alternate pinout) CWE 50 pf CS1-4# capacitance CCS 20 pf Data I/O capacitance CI/O 20 pf Address input capacitance CAD 50 pf This parameter is guaranteed by design but not tested. Stresses greater than those listed in this section may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifi cation is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED DC OPERATING CONDITIONS Parameter Symbol Min Typ Max Unit Supply Voltage 4.5 5.0 5.5 V Ground VSS 0 0 0 V Input High Voltage VIH 2.0 - + 0.5 V Input Low Voltage VIL -0.5 - +0. V Operating Temperature (Mil.) TA -55 - +125 C Operating Temperature (Ind.) TA -40 - +5 C Operating Temperature (Com.) TA 0 - +70 C DC CHARACTERISTICS CMOS COMPATIBLE Parameter Symbol Conditions Min Max Unit Input Leakage Current ILI = MAX, VIN = to 10 μa Output Leakage Current ILOx32 = MAX, VOUT = to 10 μa Active Current for Read (1) ICC1 CS# = VIL, = VIH, f = 5MHz 160 ma Active Current for Program or Erase (2) ICC2 CS# = VIL, = VIH 240 ma Standby Current ICC3 = MAX, CS# = ± 0.5V, f = 5MHz, = ± 0.5V.0 ma Output Low Voltage VOL IOL = 12.0 ma, = MIN 0.45 V Output High Voltage VOH IOH = -2.5 ma, = MIN 0.5x V Low Lock-Out Voltage VLKO 3.2 4.2 V 1. The ICC current is typically less than ma/mhz, with at VIH. 2. ICC active while Embedded Algorithm (program or erase) is in progress. 3 4339.12E-016-ss-WF2M32-XXX5

AC CHARACTERISTICS WRITE/ERASE/PROGRAM OPERATIONS - CONTROLLED Parameter Symbol Min -90-120 -150 Max Unit Write Cycle Time tavav twc 90 120 150 ns Chip Select Setup Time telwl tcs 0 0 0 ns Write Enable Pulse Width twlwh twp 45 50 50 ns Address Setup Time tavwl tas 0 0 0 ns Data Setup Time tdvwh tds 45 50 50 ns Data Hold Time twhdx tdh 0 0 0 ns Address Hold Time twlax tah 45 50 50 ns Write Enable Pulse Width High twhwl twph 20 20 20 ns Duration of Byte Programming Operation (1) twhwh1 300 300 300 μs Sector Erase (2) twhwh2 15 15 15 sec Read Recovery Time before Write tghwl 0 0 0 μs Setup Time tvcs 50 50 50 μs Chip Programming Time 44 44 44 sec Chip Erase Time (3) 256 256 256 sec Output Enable Hold Time (4) toeh 10 10 10 ns Pulse Width (5) trp 500 500 500 ns 1. Typical value for twhwh1 is 7μs. 2. Typical value for twhwh2 is 1sec. 3. Typical value for Chip Erase Time is 32sec. 4. For Toggle and Data Polling. 5. internally tied to for the default pin configuration in the HIP package. AC CHARACTERISTICS READ-ONLY OPERATIONS Parameter Symbol Min -90-120 -150 Max Unit Read Cycle Time tavav trc 90 120 150 ns Address Access Time tavqv tacc 90 120 150 ns Chip Select Access Time telqv tce 90 120 150 ns Output Enable to Output Valid tglqv toe 40 50 55 ns Chip Select High to Output High Z (1) tehqz tdf 20 30 35 ns Output Enable High to Output High Z (1) tghqz tdf 20 30 35 ns Output Hold from Addresses, CS# or Change, whichever is First taxqx toh 0 0 0 ns RST Low to Read Mode (1,2) tready 20 20 20 μs 1. Guaranteed by design, not tested. 2. internally tied to for the default pin configuration in the HIP package. 4 4339.12E-016-ss-WF2M32-XXX5

AC CHARACTERISTICS WRITE/ERASE/PROGRAM OPERATIONS,CS# CONTROLLED Parameter Symbol Min -90-120 -150 Max Unit Write Cycle Time tavav twc 90 120 150 ns Write Enable Setup Time twlel tws 0 0 0 ns Chip Select Pulse Width teleh tcp 45 50 50 ns Address Setup Time tavel tas 0 0 0 ns Data Setup Time tdveh tds 45 50 50 ns Data Hold Time tehdx tdh 0 0 0 ns Address Hold Time telax tah 45 50 50 ns Chip Select Pulse Width High tehel tcph 20 20 20 ns Duration of Byte Programming Operation (1) twhwh1 300 300 300 μs Sector Erase Time (2) twhwh2 15 15 15 sec Read Recovery Time tghel 0 0 0 μs Chip Programming Time 44 44 44 sec Chip Erase Time (3) 256 256 256 sec Output Enable Hold Time (4) toeh 10 10 10 ns 1. Typical value for twhwh1 is 7μs. 2. Typical value for twhwh2 is 1sec. 3. Typical value for Chip Erase Time is 32sec. 4. For Toggle and Data Polling. FIGURE 3 AC TEST CIRCUIT IOL Current Source D.U.T. VZ 1.5V (Bipolar Supply) Ceff = 50 pf AC TEST CONDITIONS Parameter Typ Unit Input Pulse Levels VIL = 0, VIH = 3.0 V Input Rise and Fall 5 ns Input and Output Reference Level 1.5 V Output Timing Reference Level 1.5 V VZ is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Z0 = 75 ý. VZ is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance. Current Source IOH 5 4339.12E-016-ss-WF2M32-XXX5

FIGURE 10 ALTERNATE PIN CONFIGURATION FOR WF2M32I-XHX5 TOP VIEW 1 12 23 34 45 56 I/O I/O9 I/O10 A14 CS2# I/O11 I/O15 I/O14 I/O13 I/O12 I/O24 I/O25 I/O26 A7 CS4# I/O27 I/O31 I/O30 I/O29 I/O2 PIN DESCRIPTION I/O0-31 Data Inputs/Outputs A0-20 Address Inputs Write Enable CS1-4# Chip Selects Output Enable Power Supply Ground Reset A16 A11 A10 A9 A17 A12 A4 A5 A1 A2 BLOCK DIAGRAM A0 A1 A15 I/O7 A13 A A6 A20 A3 I/O23 A0-20 CS1# CS2# CS3# CS4# I/O0 CS1# I/O6 I/O16 CS3# I/O22 2M x 2M x 2M x 2M x I/O1 A19 I/O5 I/O17 I/O21 I/O2 I/O3 I/O4 I/O1 I/O19 I/O20 11 22 33 44 55 66 I/O0-7 I/O-15 I/O16-23 I/O24-31 FIGURE 11 ALTERNATE PIN CONFIGURATION FOR WF2M32U-XG2UX5 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 10 11 12 13 14 15 16 17 1 19 20 21 22 23 24 25 TOP VIEW A0 A1 A2 A3 A4 A5 A6 A7 A A9 A10 9 7 6 5 4 3 2 1 6 67 66 65 64 63 62 61 60 59 5 57 56 55 54 53 52 51 50 49 4 47 46 45 26 44 27 2 29 30 31 32 33 34 35 36 37 3 39 40 41 42 43 A11 A12 A13 A14 A15 A16 CS# A17 A1 A19 A20 I/O16 I/O17 I/O1 I/O19 I/O20 I/O21 I/O22 I/O23 I/O24 I/O25 I/O26 I/O27 I/O2 I/O29 I/O30 I/O31 CS# A0-20 PIN DESCRIPTION I/O0-31 Data Inputs/Outputs A0-20 Address Inputs Write Enable CS# Chip Select Output Enable Power Supply Ground Reset BLOCK DIAGRAM 2M x 2M x 2M x 2M x I/O0-7 I/O-15 I/O16-23 I/O24-31 The WEDC 6 lead G2U CQFP fills the same fit and function as the JEDEC 6 lead CQFJ or 6 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form. 6 4339.12E-016-ss-WF2M32-XXX5

FIGURE 12 PIN CONFIGURATION FOR WF2M32I-XG2UX5 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 10 11 12 13 14 15 16 17 1 19 20 21 22 23 24 25 26 TOP VIEW A0 A1 A2 A3 A4 A5 CS3# CS4# A6 A7 A A9 A10 9 7 6 5 4 3 2 1 6 67 66 65 64 63 62 61 27 2 29 30 31 32 33 34 35 36 37 3 39 40 41 42 43 60 59 5 57 56 55 54 53 52 51 50 49 4 47 46 45 44 I/O16 I/O17 I/O1 I/O19 I/O20 I/O21 I/O22 I/O23 I/O24 I/O25 I/O26 I/O27 I/O2 I/O29 I/O30 I/O31 PIN DESCRIPTION I/O0-31 Data Inputs/Outputs A0-20 Address Inputs Write Enable CS1-4# Chip Selects Output Enable Power Supply Ground Reset A0-20 BLOCK DIAGRAM CS1# CS2# CS3# CS4# A11 A12 A13 A14 A15 A16 CS1# CS2# A17 A1 A19 A20 2M x 2M x 2M x 2M x I/O0-7 I/O-15 I/O16-23 I/O24-31 The WEDC 6 lead G2U CQFP fills the same fit and function as the JEDEC 6 lead CQFJ or 6 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form. 7 4339.12E-016-ss-WF2M32-XXX5

PACKAGE 401 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H) 30.1 (1.15) ± 0.3 (0.015) SQ PIN 1 IDENTIFIER SQUARE PAD ON BOTTOM 25.4 (1.0) TYP 6.22 (0.245) MAX 3.1 (0.150) ±0.13 (0.005) 2.54 (0.100) TYP 15.24 (0.600) TYP 25.4 (1.0) TYP 1.27 (0.050) ± 0.13 (0.005) 0.76 (0.030) ± 0.13 (0.005) 1.27 (0.050) TYP DIA 0.46 (0.01) ± 0.05 (0.002) DIA ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN IHES 4339.12E-016-ss-WF2M32-XXX5

PACKAGE 510 6 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U) 25.15 (0.990) ± 0.25 (0.010) SQ 3.56 (0.140) MAX 22.36 (0.0) ± 0.25 (0.010) SQ 0.254 (0.010) + 0.051 (0.002) - 0.025 (0.001) 0.254 (0.010) TYP 24.0 (0.946) ± 0.25 (0.010) 1 / 7 R 0.127 (0.005) MIN 0.53 (0.021) ± 0.1 (0.007) 1.01 (0.040) ± 0.13 (0.005) DETAIL A 1.27 (0.050) TYP 0.3 (0.015) ± 0.05 (0.002) 20.32 (0.00) TYP SEE DETAIL A The Microsemi 6 lead G2L CQFP fi lls the same fi t and function as the JEDEC 6 lead CQFJ or 6 PLCC. But the G2L has the TCE and lead inspection advantage of the CQFP form. 24.0 (0.946) TYP ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN IHES 9 4339.12E-016-ss-WF2M32-XXX5

ORDERING INFORMATION W F 2M32 X - XXX X X 5 X MERCURY SYSTEMS NOR FLASH ORGANIZATION, 2M X 32 User confi gurable as 4M x 16 or M x (Except WF2M32U-XG2UX which is 32 bit wide only.) IMPROVEMENT MARK For HIP Package Blank = 4CS# and 4 I = 4CS# and 1 For G2U Package Blank = 4CS# and 4 U = 1CS# and 1 I = 4CS# and 1 ACCESS TIME (ns) PACKAGE TYPE: H = Ceramic Hex In line Package, HIP (Package 401) G2U = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 510) DEVICE GRADE: Q = Military Grade*...-55 C to +125 C M = Military...-55 C to +125 C I = Industrial...-40 C to +5 C C = Commercial...0 C to +70 C VPP PROGRAMMING VOLTAGE 5 = 5 V LEAD FINISH: Blank = Gold plated leads A = Solder dip leads * This product is processed the same as the 5962-XXXXXHXX product but all test and mechanical requirements are per the Mercury Systems data sheet. 10 4339.12E-016-ss-WF2M32-XXX5

Document Title 2Mx32 5V NOR FLASH MODULE Revision History Rev # History Release Date Status Rev 6 Change (Pg. 15) 6.1 Remove "" from ordering information November 2009 Rev 7 Change (Pg. 1-16) 7.1 Change document layout from White Electronic Designs to Microsemi July 2011 Rev Change (Pg. 1, 16).1 Add "NOR" to headline August 2011 Rev 9 Changes (Pg. 1, 3, 4, 5-15) 9.1 Update features 9.2 Update Absolute Maximum Ratings, Recommended Operating Conditions and DC Characteristics CMOS Compatible charts 9.3 Delete subhead from all AC Characteristics charts 9.4 Delete AC Waveforms diagrams 9.5 Update package 401 66 Pin, PGA Type, Ceramic Hex-In-Line Package, Hip (H) diagram 9.6 Update package 510 6 Lead, Ceramic Quad Flat Pack, CQFP (G2U) diagram 9.7 Add NOR to Flash option and MIL - STD 33 Compliant to the "Q" device grade in the Ordering Information chart June 2012 Rev 10 Change (Pg. 10) 10 Changed Device Grade "Q" description from "MIL-STD-3 Compliant" to "MIL-PRF-3534 Class H Compliant." Rev 11 Change (Pg. 10) 11 Changed Device Grade "Q" description from "MIL-PRF-3534 Class H Compliant" to "Military Grade." Rev 12 Changes (Pg. All) (ECN 10156) 12.1 Change document layout from Microsemi to Mercury Systems May 2014 August 2014 August 2016 11 Mercury Systems reserves the right to change products or specifi cations without notice. 2016 Mercury Systems. All rights reserved. 4339.12E-016-ss-WF2M32-XXX5

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback