Accurate active-feedback CM OS cascode current mirror with improved output swing

Similar documents
CMOS voltage controlled floating resistor

Novel MOS-C oscillators using the current feedback op-amp

Final for EE 421 Digital Electronics and ECG 621 Digital Integrated Circuit Design Fall, University of Nevada, Las Vegas

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

NEW ALL-PASS FILTER CIRCUIT COMPENSATING FOR C-CDBA NON-IDEALITIES

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section

LECTURE 4 SPICE MODELING OF MOSFETS

SPICE MODELING OF MOSFETS. Objectives for Lecture 4*

Gunning Transceiver Logic Interface Bus Design Project

Lossy and Lossless Current-mode Integrators using CMOS Current Mirrors

A new family of highly linear CMOS transconductors based on the current tail differential pair

PLEASE SCROLL DOWN FOR ARTICLE. Full terms and conditions of use:

Computer Exercises Manual: Device Parameters in SPICE. Interactive MATLAB Animations for Understanding Semiconductor Devices

Lab 5: MOSFET I-V Characteristics

Applied Electronics II

A MOS VLSI Comparator

Physical Modeling of Submicron MOSFET's by Using a Modified SPICE MOS3 Model: Application to 0.5 jim LDD MOSFET's

Microelectronics Circuit Analysis and Design

Improved Linearity CMOS Multifunctional Structure for VLSI Applications

Lossy/Lossless Floating/Grounded Inductance Simulation Using One DDCC

PLEASE SCROLL DOWN FOR ARTICLE. Full terms and conditions of use:

problem grade total

INTRODUCTION TO CIRCUIT SIMULATION USING SPICE

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Lab 6: MOSFET AMPLIFIER

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

INTRODUCTION TO ELECTRONICS EHB 222E

APPENDIX A EQUIVALENT CIRCUIT MODEL OF FGMOS

CMOS-based near zero-offset multiple inputs max min circuits and its applications

55:041 Electronic Circuits

Experiment #6 MOSFET Dynamic circuits

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

MOSFET Amplifier Design

DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE

Freescale Semiconductor, I

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

ELEC 350L Electronics I Laboratory Fall 2012

Experiment #7 MOSFET Dynamic Circuits II

Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

4.5 Biasing in MOS Amplifier Circuits

Sensors & Transducers Published by IFSA Publishing, S. L.,

Prof. Paolo Colantonio a.a

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA

55:041 Electronic Circuits

ECE 546 Lecture 12 Integrated Circuits

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

ECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror

ECEN 474/704 Lab 6: Differential Pairs

Voltage-Mode Universal Biquad Filter Employing Single Voltage Differencing Differential Input Buffered Amplifier

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Advanced Operational Amplifiers

The basic inverter circuit or common-source amplifier using a resistive load is shown in Figure 1. source s

NOVEL FCS-BASED LAYOUT-FRIENDLY ACCURATE WIDE-BAND LOW-POWER CCII REALIZATIONS,y

254 Facta Universitatis ser.: Elect. and Energ. vol. 10, No.2 (1997) In this paper original CBiCMOS driver with hysteresis transfer characteristic, ca

ECE315 / ECE515 Lecture 9 Date:

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors

NMOS Inverter Lab ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING. NMOS Inverter Lab

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

Laboratory Experiment 5 EE348L. Spring 2005

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

ANALYSIS AND DESIGN OF CMOS SMART TEMPERATURE SENSOR (SMT)

Analog Integrated Circuit Design Exercise 1

SKEL 4283 Analog CMOS IC Design Current Mirrors

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

Common-Source Amplifiers

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

ECE315 / ECE515 Lecture 7 Date:

Experiment 5 Single-Stage MOS Amplifiers

Building Blocks of Integrated-Circuit Amplifiers

MOS Inverters Dr. Lynn Fuller Webpage:

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

Design and Simulation of Low Voltage Operational Amplifier

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

A CMOS Low-Voltage, High-Gain Op-Amp

Gechstudentszone.wordpress.com

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Chapter 8 Differential and Multistage Amplifiers

Design and Analysis of Current-to-Voltage and Voltage - to-current Converters using 0.35µm technology

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

MOSFET Amplifier Configuration. MOSFET Amplifier Configuration

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Basic distortion definitions

Chapter 12 Opertational Amplifier Circuits

EE70 - Intro. Electronics

Design and Implementation of a Low Power

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Microelectronics Circuit Analysis and Design

Typical NMOS Modeling Using a Skewing Method

Differential Difference Current Conveyor Based Cascadable Voltage Mode First Order All Pass Filters

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Education on CMOS RF Circuit Reliability

Course Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)

Transcription:

INT. J. ELECTRONICS, 1998, VOL. 84, NO. 4, 335±343 Accurate active-feedback CM OS cascode current mirror with improved output swing ALÇI ZEKÇI² and HAKAN KUNTMAN² An improved active-feedback CMOS cascode current mirror is introduced which has a very accurate current re ection ratio, while achieving the same output impedance as that of an equivalent conventional active-feedback cascode current mirror (CAFCCM) and a wider and optimal output dynamic range. The design can be made with even lower power consumption than CAFCCM and similar chip area. The technique can also be implemented in bipolar and BiCMOS integrated circuit design. The new structure does not need an additional constant current source as CAFCCM does. With these features, the circuit is suitable for use in high precision analogue integrated circuit design; especially in design of currentmode and low-voltage integrated circuits. 1. Introduction Current mirrors are very important for analogue integrated circuits because of their wide use as constant current sources or active loads in ampli er stages. Their importance is increasing continuously due to the developments in current-mode integrated circuit design. Output impedance, current re ection (or transfer) accuracy and output swing are important parameters. Classical cascode current mirror (Fig. 1(b)) achieves a larger output impedance and a higher transfer accuracy with respect to a simple current mirror (Fig. 1 (a)) but the output voltage swing gets worse. Furthermore, the input voltage swing of the current mirror is worsened, which may be a problem if the input current is not xed, as in the current mirrors of an OTA (Zeki and Kuntman 1996). The active-feedback cascode stage (SaÈckinger and GuggenbuÈhl 1990) can be utilized to build the conventional active-feedback cascode current mirror (CAFCCM) of Fig. 1 (c) which achieves a much larger output impedance and a relatively wider output voltage swing than those of the classical cascode current mirror, while keeping the same input voltage swing as that of the simple current mirror (Yang and Allstot 1990). High output impedance is achieved by the active negative feedback through the ampli er stage I K ±M K and the source follower M 3. The most important disadvantage is that V DS2 = V GSK is determined by I K and M K ; therefore for I OUT = I IN to be accurately achieved, I K and M K must be chosen such that V DS2 = V GS2 is satis ed; otherwise transfer accuracy is rather lower than that of a classical cascode current mirror, due to the channel length modulation e ect (Zeki and Kuntman 1995). This transfer error gives rise to o -set and nonlinearity problems in analogue circuits (Palmisano et al. 1995). On the other hand, if the input current I IN is not xed, then two problems arise: (a) V DS2 = V GS2 cannot be achieved, except in a single case (i.e. when V GSK = V GS1 ), degrading transfer accuracy. Received 30 October 1996; accepted 7 July 1997. ² Ç Istanbul Technical University, Faculty of Electrical and Electronics Engineering, Department of Electronics and Communication Engineering, 80626, Maslak, ÇIstanbul, Turkey. Tel: +90 212 285 36 44; Fax: +90 212 285 36 79; E-mail: alizeki@ehb.itu.edu.tr. 0020±7217/98 $12.00 Ñ1998 Taylor & Francis Ltd.

336 A. Zeki and H. Kuntman Figure 1. (a) Simple current mirror, (b) classical cascode current mirror, and (c) conventional active-feedback cascode current mirror.

Accurate active-feedback CMOS cascode current mirror 337 (b) If I IN (thus V GS2 ) is large enough to drive M 2 into the triode region (because of xed V DS2 ), then the current mirror does not operate properly. However, if V DS2 can always be adjusted to be equal to V GS2, these problems are overcome optimally. Then, output swing is not xed but dependent on V GS1 (thus, on I IN ). This dependency makes it possible to achieve an optimal output swing for every I IN value, while keeping the high current transfer accuracy. Note that, V DS - dependency of I D is not too strong for a MOSFET operating in saturation; therefore, to achieve an accurate current re ection ratio, V DS2 = V DS1 equality need not be precisely satis ed. 2. Proposed circuit The simplest method to achieve V DS2 = V GS2 is to choose M K matched with M 1 and set I K = I IN. Then I K is no longer an independent current source but dependent on I IN. (To distinguish between the dependent current of the new circuit and constant source current I K of the CAFCCM, the dependent current of the new circuit will be called I DK ). Since V DS2 need not be accurately equal to V GS2, I DK can be obtained from I IN by using simple current mirrors. I DK can also be chosen equal to I IN /, where > 1; provided that (W /L) K = (W /L) A = (W /L) 1 /, where W L is the area of the chip. This will be an advantage for keeping power consumption lower and chip area smaller. Small-signal output impedance for the CAFCCM and for the new circuit (when I DK = I K is assumed) can be approximated as (Yang and Allstot 1990) r o = r d2 (g m3 r d3 )(g mk r dk ) (1) Equation (1) shows that output impedance r o is directly proportional to g mk r dk, which can be expressed as g mk r dk = ¹ n C ox( W L ) K (V GSK - V TN ) NI DK (2) if r dk = 1/ NI DK is assumed. Here, N is the channel length modulation parameter for the n-channel MOSFETs. It can be observed from (2) that, when (W /L) K and I DK are decreased by a factor to reduce power consumption and chip area, there can be only a slight change in the output impedance practically (no change at all, theoretically). The resulting circuit is given in Fig. 2. Although diminishing the devices increases the errors in matching of M A and M K, since I DK = I IN / equality need not be precisely achieved (that is why simple current mirrors are preferred for obtaining I DK from I IN ), this will not a ect the circuit s performance signi cantly. When designing the circuit, aspect ratios should be chosen such that M C remains in saturation for the maximum possible input current to be handled by the circuit. In a circuit employing the new current mirror, I DK = I IN / can be obtained more easily if I IN can be re ected from the device supplying it; thus, M A and M B can be eliminated, decreasing chip area and power consumption further. The transfer error e (which depends on I IN ) can be extracted from the following equations. (For simplicity of the analysis, = 1 is assumed. Therefore, (W /L) 1 = (W /L) K = (W /L) A ; thus b 1 = b K, where b 1,K = (W /L) 1,K ¹ nc ox. In the equations, b N is used to represent both b 1 and b K.) Here, e is the current transfer

338 A. Zeki and H. Kuntman Figure 2. Proposed active-feedback current mirror. error from input to output. The approximations in (3) are made using the general approximation approach that, `if x! 1 and y! 1, then ( 1 + x) /( 1 + y) < (1 + x)(1- y) = 1 + x - y + xy <1 + x - y, where x = NV GSK and y = NV GS1. I D2 I D1 = 1 + e = 1 + NV GSK 1 + NV GS1 <(1 + NV GSK )(1- NV GS1 ) = 1 + N(V GSK - V GS1 ) + 2NV GSK V GS1 <1 + N(V GSK - V GS1 ) (3) The voltage di erence V GSK - V GS1 can be expressed as V GSK - V GS1 = ( ( 2I 1/2 DK + V b N ) TN) - ( ( 2I 1 /2 D1 + V b N ) 1 /2 TN) 2 = (I ( b N ) 1/2 DK - I 1 /2 D1 ) (4) By using (3) and (4), the transfer error can be extracted as 1 /2 2 e = (I N( b N ) N( 1/2 DK - I 1 1/2 /2 D1 ) = 2 ( b N ) [ I D1 (1 + e K ) ] 1 /2 - I 1 /2 D1 ) = N( 2I 1 /2 D1 ((1 + e b N ) K ) 1 /2-1) (5) where e K is the error in I DK, which is de ned in the following equation, in a

similar way as e: Accurate active-feedback CMOS cascode current mirror 339 I DK I D1 = 1 + NV DSK 1 + NV GS1 = 1 + e K (6) Using the approximation approach `(1 + x) 1/2 <1 + x /2 for x! 1, where x = e K, the transfer error expression can be simpli ed as 1 /2 I e <( D1 Ne 2b N ) K (7) It can be easily observed from (6) and (7) that the transfer error of the new circuit can be kept very low, if e K is low enough, i.e. if I DK = I D1 is achieved satisfactorily. On the other hand, e K may be very high in the CAFCCM because of the di erence between I D1 and constant source current I K, increasing the overall error e. Besides transfer accuracy, the new circuit has some other advantages over CAFCCM, which can be utilized by making a proper design: (i) there is no need for additional biasing circuitry to obtain a constant current I K ; (ii) power consumption is V DD (2I IN + I K ) for CAFCCM and 2V DD I IN (1 + 1/ ) for the new circuit, which means that, by choosing >1, power consumption of the new circuit can be kept lower than that of the CAFCCM; especially for input current levels lower than I K ; (iii) chip area can be kept very near to that of the CAFCCM, by choosing higher values. Additionally, if circuitry supplying I K is accounted for in CAFCCM, it is possible to keep the new circuit s chip area smaller and power consumption signi cantly lower than those of CAFCCM. Some words must be added about output impedance properties of the CAFCCM and the proposed current mirror in order to nd out whether the proposed structure achieves the high output impedance performance of CAFCCM adequately or not. Equation (1) can be expressed to obtain the dependency of small signal output impedance on I IN and I K. By choosing (W /L) 1 = (W /L) 2 = (W /L) 3 = (W /L) K and neglecting the body e ect for M3 for simplicity, one obtains r o = 2b N 3NI 3/2 IN I 1 /2 K for the CAFCCM, where b N and N are common parameters for M1, M2, M3 and MK. For the proposed current mirror, I K must be replaced with I IN. This means that, for input current levels lower than I K, the new circuit s output impedance is better than that of the CAFCCM; while for I IN > I K, the CAFCCM has a higher output impedance. However, since the r o di erence is via square root of a ratio I IN /I K, the advantage and disadvantage of the new circuit over CAFCCM is not very important, unless I IN is far higher or lower than I K of the CAFCCM. For example, even if I IN is 100 times higher or lower than I K, the di erence in r o is only a factor of 10. Since output impedance for these structures is quite high, this extreme case generally does not cause a serious performance shift when the current mirror is used in a stage where high output impedance of the current mirror is demanded. (8)

340 A. Zeki and H. Kuntman PMOS model parameters NMOS model parameters VTO = - 0.8 TOX = 400 10-10 GAMMA = 0.46 NFS = 1.68 10 11 VTO = 0.99 TOX = 400 10-10 GAMMA = 0.65 NFS = 2.4 10 11 NSUB = 4 10 15 CGSO = 124P NSUB = 7 10 15 CGSO = 87P XJ = 0.21U CGDO = 0.124N XJ = 0.18U CGDO = 87P LD = 0.45U CGBO = 40.3P LD = 0.341U CGBO = 27.9P UO = 300 PB = 0.6 UO = 710 PB = 0.6 VMAX = 3 10 4 CJ = 1.83 10-4 VMAX = 1.5 10 5 CJ = 1.78 10-4 DELTA = 0.75 JS = 3.46 10-8 DELTA = 0.3 JS = 8.2 10-8 THETA = 0.4 MJ = 0.526 THETA = 0.15 MJ = 0.481 ETA = 0.15 CJSW = 229P ETA = 0.15 CJSW = 358P KAPPA = 1.5 MJSW = 0.172 KAPPA = 0.6 MJSW = 0.218 TPG = - 1 LAMBDA = 0.01 TPG = 1 LAMBDA = 0.02 Table 1. Y Ç ITAL 3 mm process SPICE model parameters for the PMOS and NMOS transistors. 3. S imulation results SPICE simulations were carried out for the CAFCCM and the new circuit, using the model parameters of TUÈ BÇITAK-YÇITAL s 3 mm n-well CMOS process, also given in Table 1. V DD = 5 V and all channel lengths are 5 mm. Bulks are connected to V DD for the p-channel and to the ground for the n-channel MOSFETs. W 1 = W 2 = W 3 = 150 mm for both circuits. (Note that M 3 need not match with M 1 or M 2 ; it can be made wider to increase output dynamic range further.) W K is 150 mm for the CAFCCM, while W A = W K = 15 mm in the new circuit to achieve = 10. Finally, W B = W C = 25 mm. It is worth mentioning that small signal output impedance values for both circuits obtained by simulation were almost equal for I IN = I K = 250 ma. In Fig. 3, transfer error versus I IN curves for the new circuit and the CAFCCM (I K = 250 ma) are plotted. It can be observed that the transfer accuracy for the new circuit is higher than that of the CAFCCM. For low input current levels, the new circuit s performance is very high, while the CAFCCM fails to operate accurately. The CAFCCM operates accurately only when I IN is around 250 ma (i.e. around I K ), which is an expected result. It should be emphasized that the error source in CAFCCM is mainly channel length modulation, while in the new circuit it is mainly transistor mismatches, due to the elimination of channel length modulation e ects by the proposed method. In Fig. 4, transfer error versus output voltage curves are plotted for three I IN values (10 ma, 250 ma and 490 ma) to compare output swing limitations of the CAFCCM and the new circuit. I K is 250 ma for the CAFCCM. For I IN = 250 ma = I K (case b), it is clear that both circuits act the same way, which is an expected result. For I IN = 10 ma < I K (case a), error and output swing limitations of the new circuit are much lower than those of the CAFCCM. This is due to the di erence between V DS2 and V DS1 = V GS1. For I IN = 490 ma >I K (case c), the error for the new circuit is still lower than that of the CAFCCM, but it seems that output swing is worse for the new circuit, when only the breakpoints are compared. However, this comparison based on the `breakpoint criteria is not a fair one. The CAFCCM s breakpoint voltage is lower, at the cost of its transfer accuracy. A more appropriate comparison can be made by

Accurate active-feedback CMOS cascode current mirror 341 Figure 3. Current re ection error versus IIN curves of the new circuit and CAFCCM.

342 A. Zeki and H. Kuntman Figure 4. Error plots versus output voltage for the new circuit and the CAFCCM (IK = 250 ma). (a: IIN = 10 ma, b: IIN = 250 ma, c: IIN = 490 ma).

Accurate active-feedback CMOS cascode current mirror 343 de ning the output voltage limit for the new circuit as the point where transfer accuracy drops to the transfer accuracy value of the CAFCCM. This proves output swing performance of the new circuit, for this case, is not worse but practically the same as that of the CAFCCM. Thus, output swing limitations for the new circuit is in all cases better than (and for the worst case, the same as) that of the CAFCCM. 4. Conclusion An improved active-feedback CMOS cascode current mirror is introduced in this paper. It is veri ed, by SPICE simulations, that the new current mirror has a very accurate re ection ratio, while achieving the same high output impedance property of an equivalent conventional active-feedback cascode current mirror and wider (or, in the worst case, the same) output dynamic range. The current mirror can accurately re ect currents of a wide range of magnitude, which can be determined by design. The new structure does not need an additional constant current source as the CAFCCM does. The power consumption can be kept lower than that of the CAFCCM, especially for input currents lower than I K. Chip area is almost equal to that of the CAFCCM and can be kept even smaller when it is employed in a circuit. The new circuit can be used in high precision analogue integrated circuits, especially in structures where current-mode techniques are used. With its optimal output dynamic range, it is also suitable for precise low voltage analogue integrated circuit design. References Palmisano, G., Palumbo, G., and Pennisi, S., 1995, High linearity CMOS output stage. IEE Electronics L etters, 31, 789±790. Saï ckinger, E., and Guggenbuï hl, W., 1990, A high-swing, high impedance MOS cascode circuit. IEEE Journal of Solid-state Circuits, 25, 289±298. Yang, H. C., and Allstot, D. J., 1990, An active-feedback cascode current source. IEEE Transactions on Circuits and Systems, 37, 644±646. ZekÇI, A., and Kuntman, H., 1995, New MOSFET model suitable for analogue IC analysis. International Journal of Electronics, 78, 247±260. ZekÇI, A., and Kuntman, H., 1996, A novel CMOS OTA structure suitable for OTA-C lters. International Conference on Microelectronics (ICM 96), Cairo, Egypt, 7±10 December (accepted for aural presentation).