Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1

Similar documents
LSI ON GLASS SUBSTRATES

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Advanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm

Basic Fabrication Steps

INTRODUCTION TO MOS TECHNOLOGY

Nano-structured superconducting single-photon detector

Lecture 18: Photodetectors

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Laser tests of Wide Band Gap power devices. Using Two photon absorption process

IOLTS th IEEE International On-Line Testing Symposium

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Module 2: CMOS FEOL Analysis

Session 3: Solid State Devices. Silicon on Insulator

Lecture #29. Moore s Law

Laser attacks on integrated circuits: from CMOS to FD-SOI

Quantum Condensed Matter Physics Lecture 16

From IC Debug to Hardware Security Risk: The Power of Backside Access and Optical Interaction

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

Contribution of Gate Induced Drain Leakage to Overall Leakage and Yield Loss in Digital submicron VLSI Circuits

NAME: Last First Signature

Semiconductor Devices

EOTPR Customer Case Studies. EUFANET Workshop: Findings OPEN?

Picosecond Laser Stimulation status, applications & challenges

FUTURE PROSPECTS FOR CMOS ACTIVE PIXEL SENSORS

Notes. (Subject Code: 7EC5)

2.8 - CMOS TECHNOLOGY

Fault Site Localization Technique by Imaging with Nanoprobes

Functional Materials. Optoelectronic devices

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

Digital Integrated Circuits EECS 312

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

Lecture 0: Introduction

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Sign up for Piazza if you haven t already

LEDs, Photodetectors and Solar Cells

High Resolution Backside Imaging and Thermography using a Numerical Aperture Increasing Lens

ATV 2011: Computer Engineering

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

EFM Ec. a) Sketch the electrostatic potential inside the semiconductor as a function of position.

Luminous Equivalent of Radiation

VLSI Design. Introduction

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

PAPER SOLUTION_DECEMBER_2014_VLSI_DESIGN_ETRX_SEM_VII Prepared by Girish Gidaye

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

SAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips

photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by

Department of Electrical Engineering IIT Madras

MOSFET & IC Basics - GATE Problems (Part - I)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Packaging Fault Isolation Using Lock-in Thermography

Newer process technology (since 1999) includes :

Power FINFET, a Novel Superjunction Power MOSFET

Topic 3. CMOS Fabrication Process

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Schottky Diode RF-Detector and Focused Ion Beam Post-Processing MURI Annual Review

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Lecture Notes 5 CMOS Image Sensor Device and Fabrication

I DDQ Current Testing

Chapter 3 Basics Semiconductor Devices and Processing

Picosecond imaging circuit analysis

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Session 10: Solid State Physics MOSFET

VLSI Design. Introduction

Effect of Aging on Power Integrity of Digital Integrated Circuits

Optical Amplifiers. Continued. Photonic Network By Dr. M H Zaidi

Power MOSFET Zheng Yang (ERF 3017,

EE 410: Integrated Circuit Fabrication Laboratory

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

IBM POWER7 Server 46J6702 IBM 45 nm Dual Stress Liner SOI CMOS Process with edram

When Failure Analysis Meets Side-Channel Attacks

Solid State Device Fundamentals

Tunneling Field Effect Transistors for Low Power ULSI

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

SILICON NANOWIRE HYBRID PHOTOVOLTAICS

+1 (479)

Customized probe card for on wafer testing of AlGaN/GaN power transistors

T-series and U-series IGBT Modules (600 V)

APPLICATION TRAINING GUIDE

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

on-chip Design for LAr Front-end Readout

FinFET vs. FD-SOI Key Advantages & Disadvantages

Photolithography I ( Part 1 )

Customized probe card for on-wafer testing of AlGaN/GaN power transistors

Semiconductor Lasers Semiconductors were originally pumped by lasers or e-beams First diode types developed in 1962: Create a pn junction in

Jan Bogaerts imec

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar)

MoS 2 nanosheet phototransistors with thicknessmodulated

Fundamentals of CMOS Image Sensors

Design cycle for MEMS

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Transcription:

Semiconductor Device & Analysis Center Berlin University of Technology Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices Christian.Boit@TU-Berlin.DE 1

Semiconductor Device & Analysis Center Berlin Scope: Research: FA Techniques for Faster Turnaround - Edit techniques on devices - Physical interactions of devices for localization - Standard solutions (cook book etc.) - Device Design & Characterization Education: Full Device Development Process - Semiconductor Devices in Basic Curriculum - Full Microelectronic Business Process (FET) - Failure Analysis, Power & Special Devices Service: Commerical-like Application Lab - Lab unique for service of design verification and failure analysis processes from chip backside 2

Semiconductor Device & Analysis Center Berlin Resources: 1 Lead Engineer (permanent) 3 PhD Students based on educational track 4 Technical Staff (permanent contracts) More PhD Students per cooperation contracts State of the Art tools Hamamatsu Phemos 1000, NPTest OPTIFIB, Agilent 83000 Tester Device Simulation & Know How (FET, Power, PV) Sample Preparation Mech, Chem Wet &Dry 1000 sqft Small Clean Room Technology More than 5000 sqft lab and office space 3

Semiconductor Device & Analysis Center Berlin Who we are Device Dynamics Make the Difference in Functional Analysis Challenges of Backside Approach Device Localization with Laser Stimulation Device Repair (Circuit Edit) with FIB Where we want to go 4

Photon Emission Basics: Electroluminescence The Two Basic Mechanisms of Photon Emission in IC P/N Junction: Reverse Bias 1) Deceleration: Radiant loss of energy gained in electrical field Leakage Current I Detection Limit V Forward Bias 2) Injection: Radiant Interband Recombination 5

Photon Emission Microscopy Direct defect identification: Gate oxide defect X5 X25 X0.8 Emission images at magnification: X 100 6

Substrate [µa] I sub Correlation of MOSFET Light Emission to Electrical Operation Mode current I D Gate voltage [V] Drain [ma] Light emission and substrate current vs. gate voltage Substrate Current Gate voltage [V] Light Intensity 7

Dynamic Photon Emission in CMOS Photon Emission in Switching Phase of FET Required Time Resolution: 30-40 ps Measurement Challenge: ~ 1 photon / 10 5 events Stroboscopic Imaging: IC Signal Tracing All figures from J.C. Tsng, Picosecond imaging circuit analysis 8

Design Verification: Signal Propagation in IC visualized with Dynamic Photon Emission t=3.876ns: t=4.080ns: t=6.800ns: Emission from a ring oscillator at various times. Example: ring oscillator: Three optical waveforms of switching induced light emission from neighbouring inverters of the ring oscillator; Vdd -> 0V: high intensity 0V -> Vdd: low intensity All figures from J.C. Tsng, Picosecond imaging circuit analysis 9

Design Verification & Failure Analysis: Identification and Localization of Erratic Device fail reference Time integrated image of light from a register file while running a test pattern producing a fail fail optical waveform from normal and faulty latch pair All figures from J.C. Tsng, Picosecond imaging circuit analysis 10

Why FA through Backside of the Die? New Packages Multi-Level Metallization LOC ( Lead On Chip) Flip-Chip Die Flip-chip substrate Data taken from Fujitsu 11

Observability of ofsignals with Beam Techniques Drastically Reduced by bymulti Layer Wiring DatatakenfromN.Kujietal.,NTT,ESREF97 Image taken from IBM Research Labs Cu 6 Cu 5 Cu 4 Cu 3 Cu 2 Cu 1 tungsten 1 12

Challenge of Analysis Techniques Through Chip Backside: IR Optics Resolution vs. Feature Size 13

Resolution of different immersion media gas, air (a), liquid, oil(b), solid, Si (c) 14

Semiconductor Device & Analysis Center Berlin!"#"$%&'()*%+,(%-(./-0,%1-"2(3-"245%5(1+((( )6'%01-$/0,1#(768%065./-0,%1-"2(3-"245%5(,*#1/&*(9*%:(;"0<5%$6(! "#$%&'(&)#*+,$#-&.+,/#0$/+&*+12%$34+0&&&&&&! 5+&$%/+%*&(4--&#%#-60$0&.,'1+00&! 760*+)#*$1&4%8+,0*#%8$%9&'(&+((+1*0&-#1:$%9&;& *+12%$34+0&%'*&6+*&+).-'6+8&*'&*2+$,&.'*+%*$#- 15

Semiconductor Device & Analysis Center Berlin Who we are Device Dynamics Make the Difference in Functional Analysis Challenges of Backside Approach Device Localization with Laser Stimulation Device Repair (Circuit Edit) with FIB Where we want to go 16

Beam Induced Device Stimulation Set Up: 5678%-,) 8!9 51%#, */,)&%:!"#$%&'.,/"+, 0*1234,) ()*+,--"$#.,;&,+4"*$ -"#$%& 17

Principle of Laser Induced Thermal Stimulation Electrical Signal responding to laser stimulation <"#=7>67"; 67="#=?7-,$-"4"/,74*7="#=767"$4,)+*$$,+4-8*+%& 4=,)1*/*&4%#, %47="#=7+3)),$4-?7-,$-"4"/,74*7&*@ 67-,+4"*$- ()*A&,1?7!"#$%&7(%4= ;)*1,B+"4%4"*$ 4*74,)1"$%& $*4 @,&&7C,;"$,C DEF Source: Nikawa 18

Transmission (%) Thermal Stimulation of Silicon Device by IR Laser Intraband Free Carrier Absorption : 100 10 1 0.1 0.01 Si indirect bandgap 1.0 1.5 2.0 2.5 IR Absorption in Highly Doped Layers: 0.1 to 0.05% of 1.3µm Laser power (c) (a) (b) (d) Si thickness 625µm Dopant Conc. x10 16 cm -3 (a) 1.5 (b) 33 (c) 120 (d) 730 Wavelength (µm) Local Heating of Active Device 19

Thermal Laser Stimulation in Metal Wire & in Semiconductor Device M2 M1 S/D, typ. 10 19 /cm 3 Cap Silicide Poly-Si M1 well, typ. 10 17 /cm 3 typ. 10 19-10 20 /cm 3 S/D Si-Substrate, typ. 10 15-10 16 /cm 3 Interactions: Wiring: Device: 20

Thermal Laser Stimulation in Metal Wire & in Semiconductor Device Heat λ=1.3 m laser illumination Interactions: Wiring: Voltage Alteration Resistive Change Device: 21

Heat reflected beam Heat Thermal Laser Stimulation in Metal Wire & in Semiconductor Device laser illumination, λ=1.3 m Interactions: Wiring: Voltage Alteration Resistive Change Device: Performance Reduction - Mobility -Vτ - Speed 22

Heat Heat Heat t=1ms Thermal Laser Stimulation in Metal Wire & in Semiconductor Device Heat Interactions: Wiring: Voltage Alteration Resistive Change Device: Performance Reduction - Mobility -Vτ - Speed 23

Soft Defect Localization - FET Source: Ed Cole 24 Section Semiconductor Devices / C. Boit

Soft Defect Localization Soft Defect: Test Fail occurring only in special Environment TUB Research Result: Quantitative Investigation of FET Device Parametrics with Thermal Laser Stimulation to be submitted 10/03 Source: Ed Cole 25

Semiconductor Device & Analysis Center Berlin =>)(=*6#'"2(>"56#(),%'/2",%1-(1+()1+,(76+60,5?( @%22(A6(%':1#,"-,(B--18",%1-(%-(>10"2%C",%1-(1+( B9(768%06(./-0,%1-"2%,4("-$(."%2/#65(! <,'=+&;&.#,#)+*,$1&)'8$($1#*$'%&'(&8+/$1+! 7$9%#-&.#*2&(',&8+*+1*$'%&8+($%+8&=6&*+0*+,&! >#%&8+*+,)$%+&9,#84#-&8+/$1+&.+,(',)#%1+!?%8+,0*#%8$%9&'(&+((+1*0&01#**+,+8&&& ;@&,+0+#,12&%+1+00#,6&(',&.,'.+,&40+&$%&$%840*,6 26

Semiconductor Device & Analysis Center Berlin D6E,(F6-6#",%1-(>10"2%C",%1-(=60*-%G/65( H I64?(+/#,*6#(%':#186'6-,(1+(,/#-"#1/-$ A 76,60,%1-(1+(+/#,*6#(5%&-"25(6'%,,6$(A4($68%06J( %K6K('"&-6,%0(+%62$(L)MNB7O(( A B-,6#"0,%1-(1+(0%#0/%,#4(,%'6($62"4("-$( :#1:"&",%1-(1+(%-$/06$(5%&-"2( H )%&-"2(,#"0%-&(P%,*("22("8"%2"A26($4-"'%0(,60*-%G/65(L>"56#(%-$/06$J(:*1,1-6'%55%1-J(1,*6#QO(( 27

Outline: Who we are Device Dynamics Make the Difference in Functional Analysis Challenges of Backside Approach Device Localization with Laser Stimulation Device Repair (Circuit Edit) with FIB Where we want to go 28

Previous Process Device Repair (Circuit Edit) with FIB: Short Redesign Loop and Access to Cells Circuit CircuitDesign Simulation Simulation Layout LayoutDesign Mask MaskProduction Engineering EngineeringSample Evaluation Evaluation Production Production Quality QualityControl FIB Deposition of Probing Pads for SRAM Cell on Via1level (Prep: surface parallel polishing) FIB 29

The OptiFIB Column Photon Beam Ion Beam Coaxial Photon-Ion Microscope Simultaneous Imaging & Editing Photon Image Ion Editing 100nm FIB Placement Accuracy 30

M5 M4 M3 M2 M1 FIB Editing of ICs through Si Backside 2-5µm Silicon Substrate 48 µm FIB Trench Very thin remaining bulk Si - Risks: Flatness, Endpoint, Navigation ILD1 ILD0 Transistor Level 31

Voltage Contrast by Silicon Active Volume TUB Research Result: FIB Image Contrast of n- Wells for - Endpoint Control and - Navigation to be presented at ESREF & ISTFA 03 32

M1 Endpoint Detection for Active Si Volume M1 n+ n+ - p+ p+ + + p-well - n-well + + + + + + + + + - - - - - Si-p-Substrate - - - - Scanned Ion Beam 700nm 4 µm Ion Beam removes material 33

M1 Endpoint Detection for Active Si Volume M1 n+ n+ - p+ p+ + + p-well - n-well + + + + + + + + + - - - - - Si-p-Substrate - - - - + + + + + + + + + 700nm 4 µm Ion Beam removes material and implants Ga ions into the back surface. 34

M1 Endpoint Detection for Active Si Volume M1 n+ n+ - p+ p+ + + p-well - n-well + + + + + + + + + - - - - - Si-p-Substrate - - - - + + + + + + + + + e- e- 700nm 4 µm Ion Beam removes material and implants Ga ions into the back surface. Influence of SCR causes contrast of secondary particle emission rate 35

Semiconductor Device & Analysis Center Berlin: Wherewewanttogo Establish TUB as Solution Center for Advanced Analysis Problems in Electronic Devices Microelectronics: Dynamics of Device and Analysis Pervasive Techniques (i.e. SQUID) Focused Ion Beam Processes for Edit in Si Power Devices & Compound Semiconductors: Adaption of Localization Techniques to Discrete Devices, Band Gap and Mechanisms of Direct SC Adaption of FIB processes to Material Components 36