Dependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio

Similar documents
MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS

A Computational Study of Thin-Body, Double-Gate, Schottky Barrier MOSFETs

Simulation and Analysis of CNTFETs based Logic Gates in HSPICE


Logic circuits based on carbon nanotubes

SIMULATION STUDY OF BALLISTIC CARBON NANOTUBE FIELD EFFECT TRANSISTOR

Design of Digital Logic Circuits using Carbon Nanotube Field Effect Transistors

Alternative Channel Materials for MOSFET Scaling Below 10nm

NAME: Last First Signature

CARBON nanotubes (CN) have been identified as an

BEHAVIORAL MODELLING OF CMOSFETs AND CNTFETs BASED LOW NOISE AMPLIFIER

Designing CNTFET and Force Stacking CNTFET Inverter for the Analysis of Average Power and PDP at Different Low Supply Voltage

Designing a Novel Ternary Multiplier Using CNTFET

Tunnel FET architectures and device concepts for steep slope switches Joachim Knoch

A NOVEL CNTFET CIRCUIT DESIGN TECHNIQUE TO IMPLEMENT KLEENE S THREE-VALUED LOGIC

Nanoelectronics and the Future of Microelectronics

Electrical characteristics of a Carbon Nanotube Field- Effect Transistor (CNTFET)

Performance of Near-Ballistic Limit Carbon Nano Transistor (CNT) Circuits

IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 4, NO. 2, MARCH

ISSN Vol.06,Issue.05, August-2014, Pages:

CARBON nanotubes (CNTs) have recently attracted broad

Design of Gate-All-Around Tunnel FET for RF Performance

Carbon Nanotube Field Effect Transistor-Based Gas Sensor for NH 3 Detection

Transport properties of graphene nanoribbon-based tunnel

TECHNOLOGYscaling of the bulk Si transistor over the

Performance Analysis of a Ge/Si Core/Shell Nanowire Field-Effect Transistor

Performance Analysis of a Ge/Si Core/Shell. Nanowire Field Effect Transistor

Critique of High-Frequency Performance of Carbon Nanotube FETs

LOW LEAKAGE CNTFET FULL ADDERS

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Analysis of Total Voltage Source Power Dissipation in 6t Cntfet Sram and Force Stacking Cntfet Sram at Low Supply Voltage

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

Tunneling Field Effect Transistors for Low Power ULSI

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors-

Reliability of deep submicron MOSFETs

Peiman Keshavarzian, Mahla Mohammad Mirzaee

HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFECT TRANSISTOR

Design and Analysis of High Frame Rate Capable Active Pixel Sensor by Using CNTFET Devices for Nanoelectronics

Saving Moore s Law Down To 1nm Channels With Anisotropic Effective Mass

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

[Sardana*,5(4): April, 2016] ISSN: (I2OR), Publication Impact Factor: 3.785

Eigen # Hole s Wavefunctions, E-k and Equi-Energy Contours from a P-FinFET. Lecture 5

Class Website: p b2008.htm

PHYSICS OF SEMICONDUCTOR DEVICES

Reconfigurable p-n Junction Diodes and the Photovoltaic Effect in Exfoliated MoS 2 Films

Study of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

On the validity of the top of the barrier quantum transport model for ballistic nanowire MOSFETs

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Performance Evaluation of MISISFET- TCAD Simulation

Semiconductor TCAD Tools

Han Liu, Adam T. Neal, Yuchen Du and Peide D. Ye

Experimentally reported sub-60mv/dec

Fabrication and characterization of the performance of multi-channel carbon-nanotube field-effect transistors

Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Performance Analysis of Dg Mosfets With High-K Stack On Top & Bottom Gate

Design of low threshold Full Adder cell using CNTFET

Solid State Devices- Part- II. Module- IV

Analysis of Power Gating Structure using CNFET Footer

Design a Low Power CNTFET-Based Full Adder Using Majority Not Function

ECE 340 Lecture 40 : MOSFET I

Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

UNIT 3: FIELD EFFECT TRANSISTORS

Ambipolar electronics

Carbon Nanotube Based Circuit Designing: A Review

Stanford University. Virtual-Source Carbon Nanotube Field-Effect Transistors Model. Quick User Guide

Optimization of Direct Tunneling Gate Leakage Current in Ultrathin Gate Oxide FET with High-K Dielectrics

MOSFET short channel effects

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

Semiconductor Physics and Devices

EE70 - Intro. Electronics

Probabilistic Modelling of Performance Parameters of Carbon Nanotube Transistors

Quantum Condensed Matter Physics Lecture 16

Influence of Fin Shape and Temperature on Conventional and Strained MuGFETs Analog Parameters

Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE

Switching Mechanism in Single-Layer MolybdenumDisulfide Transistors: An Insight into Current Flow across Schottky Barriers

Semiconductor Physics and Devices

THE METAL-SEMICONDUCTOR CONTACT

MOSFET Parasitic Elements

IEEE TRANSACTIONS ON ELECTRON DEVICES 1

Implementation of Mod-16 Counter using Verilog-A Model of CNTFET

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

8. Characteristics of Field Effect Transistor (MOSFET)

Organic Electronics. Information: Information: 0331a/ 0442/

DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION

Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Supporting Information

Three Terminal Devices

An Analogous Computation of Different Techniques for The Digital Implementation of Inverter and NAND Logic Gates

NW-NEMFET: Steep Subthreshold Nanowire Nanoelectromechanical Field-Effect Transistor

Future MOSFET Devices using high-k (TiO 2 ) dielectric

Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel

A BRIEF STUDY ON CHALLENGES OF MOSFET AND EVOLUTION OF FINFETS

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Transcription:

Copyright (2012) American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following article appeared in Dependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio and may be found at: http://link.aip.org/link/?apl/99/263104 Dependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio Shaahin G. Shirazi, 1,a) and Sattar Mirzakuchaki 2 1 Electrical, Computer & IT College of Islamic Azad University, Qazvin Branch, 34185-1416, Qazvin, Iran 2 E.E. Department of Iran University of Science and Technology, Narmak, 13114-16846, Tehran, Iran Choosing a suitable doping level of channel relevant to channel diameter is considered for determining the carbon nanotube field effect transistors performance which seem to be the best substitute of current transistor technology. For low diameter values of channel the ratio of on/off current declines by increasing the doping level. But for higher diameter values there is an optimum point of doping level in obtaining the highest on/off current ratio. For further verification, the variations of performance are justified by electron distribution function s changes on energy band diagram of these devices. The results are compared at two different gate fields. Carbon nanotube (CNT) has promising electrical properties 1-3 to be used as a channel in field effect transistors (FETs). Carbon nanotube FETs (CNTFETs) 4,5 are devices in which CNT s superior electronics behavior results in very attractive properties 6. The first CNTFET 4 was reported in 1998. Consequently their structures have improved and some amendments in their performance have occurred 7-10. Recent CNTFET devices with extended source/drain doped region show lower leakage, high on-state current at ballistic regime compared to CNT Schottky a) shaahin.shirazi@ymail.com 1

barrier FETs (CNT SBFETs) 11. Such devices work like metal-oxide-semiconducting FETs (MOSFETs), and are called CNT MOSFETs. In this work, a CNT MOSFET will be studied. There is no significant research on these devices performance based on changes in the doping level of channel at different diameters. Here, the on/off current (I on /I off ) ratio is surveyed. The results are interesting and help us to choose optimum doping level of channel at a specific diameter to gain the highest performance. The performance changes are justified by considering the variations of electron distribution function of the device on its energy band diagram. A schematic of this device and its characteristic is represented in Figs. 1(a) and 1(b) in detail. FIG. 1. (Color online) (a) Conventional coaxially-gated CNT MOSFET structure and its band diagram. Source/Channel junction height at gate field (V g )=0V is E g /2, and (b) current-voltage (I ds -V g ) characteristic of a CNT MOSFET, drain field (V d )=0.4V, gate length=15nm, source (or drain) length=30nm, (13,0) zigzag CNT channel, source/drain doping level=15 10 8 m -1, channel doping level (N c )=0m -1, gate insulator dielectric constant=25 and gate insulator thickness=2nm at room temperature. The theoretical results extracted from bottom-up simulation approach show a well agreement with experimental results 11,12. The best approach for simulating the transmission behavior of carriers in such devices at nanoscale is the non-equilibrium Green s function (NEGF) 2

formalism 13-17 which solves Poisson and Schrödinger equations self consistently. Because of short length of the channel, i.e. 15nm, the transmission of carriers is supposed to be at ballistic regime. In CNT MOSFETs there are two main mechanisms in the flow of the electrons from source to drain. The drain/source current versus the gate field (I ds -Vg) characteristic of this transistor is shown in Fig. 1(b). In order to better understand the current mechanisms, applet tools and marvelous sources in nanohub.org 18-20 are used which help us to prove our idea and to explain the changes in the results using distribution function of electrons on energy band diagram of these devices. In Fig. 2, the electron distribution function of the device is illustrated for three different gate fields. According to Fig. 2(a), a high gate field pulls down the energy band of channel. Now the carriers can easily transmit from source to drain via thermionic emission (TE) mechanism and the value of current becomes high. When the gate field abates to lower fields, i.e. 0.4V (Fig. 2(b)), the height of the potential barrier between source and channel becomes smaller. Consequently the TE mechanism becomes less important and a second current mechanism will become important gradually. Valence band edge of channel will be closer to conduction band of source/drain and consequently tunneling states will appear in the channel (Fig 2(c)). This mechanism is called band-to-band tunneling. As is shown in Fig. 2(d), if the field is decreased further, because of an increase in the height of potential barrier, the easy transport of electron from source to drain, i.e. TE mechanism, absolutely degrades and the band-to-band tunneling mechanism becomes more significant. Also, leakage current which includes any current mechanism at zero gate field, becomes significant when both of TE and band-to-band tunneling mechanisms have a small value. The leakage current is very important in determining the device 3

performance at the subthreshold region. The thermal component of leakage current is triggered by the electrons movement from source region across the top of the potential barrier. This is due to the lattice temperature which exists in all of the transmission stages. Since the leakage value is very small, it doesn t affect the high current values of the saturation and inverse saturation current. FIG. 2. (Color online) Electron distribution function of MOS CNTFET with the same conditions in Fig.1 at: (a) Vg=1V, (b) Vg=0.4V, (c) Vg=0.4V (1000 times more sensitive than case (b)), and (d) Vg=0V. In all cases maximum value of colormap band shows full of electrons regions and 0 (minimum value) shows empty of carriers regions. 4

Now the impact of the channel doping level on I on /I off ratio of the device can be investigated in detail. If on-state gate field is supposed to be at 1V and off-state to be at 0V, it can be seen for low n values, e.g. n=10, that increasing the channel doping causes the current ratio to decrease continuously (Fig. 3(a)). When the position of electron distribution function for different n values is studied, it can be found that by increasing the doping of the channel, the height of potential barrier becomes lower (Fig. 4). The Fermi level of CNT channel with no doping is exactly at the middle of the band gap 1-3. Also by raising the doping value, the Fermi level becomes closer to the conduction band and consequently the barrier height between source and channel decreases. It should be mentioned that in equilibrium the Fermi level of the CNT channel without doping is along the Fermi level of the source which is held at zero ev as a reference. By increasing the doping level of the channel, its Fermi level should also increase in the energy band diagram. On the other hand, the Fermi level is supposed to stay along the Fermi level of the source. It means that the energy band diagram of channel is pushed down. So the barrier height between the source and the channel decreases. As a result, although the tunneling states disappear gradually but it should be noted that thermal leakage current caused by the flow of carriers over top of the barrier at zero gate field, grows up. This is due to the negligible height of the potential barrier. This phenomenon is dominant compared with the reduction in tunneling leakage current. So the overall effect of increasing the doping level of channel for low n values is degradation in I on /I off ratio. There is an inverse relation between the channel diameter, i.e. n value of channel, and its energy band gap 2,3. Consequently for high n values, the valence band edge of channel is closer to the conduction band edge of the source at the same gate field than lower n values. For n=13, the tunneling states in such situation are more intense and the dependency of leakage current to the tunneling is more than in the case of n=10. For this reason, 5

in the case of n=13 an increase in the doping level of the channel will result in a reduction in the tunneling current which is dominant in comparison with the intensification of thermal leakage current. This is in contrast to the case of n=10, and the final result is an improvement in the I on /I off ratio. Consequently for n=10, the I on /I off ratio curve in Fig. 3(a) has a downward trend. But for n=13, after a certain doping level of the channel, the tunneling states reduce dramatically and thermal leakage current causes the current ratio to degrade. Such event occurs for n value equal to 17. But at this value, because of smaller distance between valence and conduction band of channel compared to the previous cases of n=10 and n=13, the tunneling current is very dominant and therefore the increasing in current ratio continues up to 5 10 8 m -1 doping level value. Now, if we suppose on-state current at 0.4V gate field, corresponding to the 2010 International Technology Roadmap for Semiconductors (ITRS), as is shown in Fig. 3(a), there are some differences than 1V gate field. If V g =1V, TE mechanism is the most dominant mechanism for transmission of carriers from source to drain and the on-state current of all cases remains almost constant. Consequently, in investigating the I on /I off ratio only the changes in offstate current were needed. But at 0.4V gate field the current is composed of both TE and bandto-band tunneling components (Fig. 2(c)). This shows that the current ratio is not only dependent on the off-state but also on the on-state current. In this situation there is a key point to be considered. The tunneling states in such field are not strong and intense for almost all of n values. Then by increasing the channel doping level, the tunneling vanishes gradually but the TE component of current grows up because of a reduction in the height of potential barrier. Consequently, the on-state current always increases at any n values, while the current at zero 6

gate field is the same as mentioned before. Therefore at 0.4V field, the rate of improvement in I on /I off ratio is intensified compared to the 1V gate field although the overall value is smaller. Now, the details of these curves are explained. For low n values, e.g. n=10, we see at first an increase in ratio as the doping increases. This is opposite to the previous gate field of 1V where the curve had absolutely downward shape. It s because of on-state current impact on the ratio. At these steps while the challenge between decreasing the tunneling states at zero gate field and increasing thermal leakage leads to growth in leakage current, but increasing the TE current at on-state is more effective and therefore the I on /I off ratio improves. But after a certain doping level, the impact of leakage at zero gate field, becomes dominant and the whole effect is a reduction in current ratio. Since the distance between valence and conduction band of channel at low n values is high, then the effect of tunneling and thermal leakage (due to higher potential barrier) are insignificant and consequently the I on /I off ratio is very high. By further addition of doping in the channel, and hence a reduction in tunneling states, the performance doesn t change sharply at first. But for higher n values since the tunneling states become significant, the increase in doping, decreases the tunneling more and more and consequently the range of increase in ratio is more than lower n values up to a certain channel doping level amount. FIG. 3. (Color online) I on /I off ratio vs. channel doping level for transistor with the same condition in Fig. 1 at different channel diameters at: (a) V g =1V, and (b) V g =0.4V gate fields. 7

FIG. 4. (Color online) Electron distribution function of MOS CNTFET with the same conditions in Fig.1 at: (a) N c =0m -1, (b) N c =5 10 7 m -1, (c) N c =10 8 m -1, and (d) N c =15 10 8 m -1. In this work we have investigated the changes in performance of MOS CNTFET by changing the doping level of channel at different diameter values. It is found that for lower n values, an increase in the doping level causes the current ratio to decrease. But for higher n values, growth in channel doping level, up to a certain amount, leads to improvement in current ratio and after that point the overall effect of increasing the doping level is performance degradation. If the on-state current of device is supposed at 0.4V gate field, the results are approximately the same. So with respect to the results presented here, an optimum point of channel doping level is 5 10 8 m -1 or more which leads to the maximum I on /I off ratio for high n values, e.g. n=17 and n=19. Also a channel without doping is the best choice for gaining the high I on /I off ratio for lower n values, e.g. n=10. 8

1 S. Ijiima, Nature 354, 56 (1991). 2 R. H. Baughman, A. A. Zhakidov, and W. A. deheer, Science 297, 787 (2002). 3 P. G. Collins and P. Avouris, Sci. Amer. 12, 62 (2000). 4 S. J. Tans, A. R. M. Verschueren, and C. Dekker, Nature 393, 49 (1998). 5 R. Martel, T. Schmidt, H. R. Shea, T. Hertel, and P. Avouris, Appl. Phys. Lett 73, 2447 (1998). 6 J. Knoch and J. Appenzeller, IEEE Device Research Conf. USA 1, 153 (2005). 7 A. Javey, H. Kim, M. Brink, Q. Wang, A. Ural, J. Guo, P. McIntyre, P. Mc Euen, M. Lundstrom, and H. J. Dai, Nature Materials 1, 241 (2002). 8 S. J. Wind, J. Appenzeller, R. Martel, V. Derycke, and P. Avouris, and H. J. Dai, Appl. Phys. Lett 81, 1359 (2002). 9 A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. J. Dai, Nature 424, 654 (2003). 10 A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, and H. Dai, Nano. Lett. 4, 1319 (2004). 11 J. Guo, M.S. Lundstrom, to appear in Carbon Nanotube Electronics, edited by A. Javey and J. Kong, Springer, New York, (2009). 12 J. Guo, S. Koswatta, N. Neophytou, and M. Lundstrom, Int. J. of High Speed Elec. and Sys. 16, 897 (2006). 13 S. Datta, Superlattices and Microstructures 28, 253 (2000). 14 S. Datta, Quantum Transport: Atom to Transistor (Cambridge University Press, New York, 2005). 15 M. Paulsson and M. Brandbyge, Phys. Rev. B 76, 115117 (2007). 16 R. Venugopal, Z. Ren, S. Datta, M. S. Lundstrom, and D. Jovanovic, J. Appl. Phys. 92, 3730 (2002). 17 T. Yamamoto, K. Watanabe, Phys. Rev. Lett 96, 255503 (2006). 18 J. Guo, S. Datta, M. S. Lundstrom and M. P. Anantram, Int. J. on Multiscale Computational Eng, 2, 257 (2004). 19 S. O. Koswatta, M. S. Lundstrom, M. P. Anantram, and D. E. Nikonov, Appl. Phys. Lett. 87, 253107 (2005). 20 S. O. Koswatta, D. E. Nikonov, and M. S. Lundstrom, IEEE IEDM Tech. Digest, 518 ( 2005). 9