A NON LINEAR FIT BASED METHOD TO SEPARATE EXTRACTION OF SERIES RESISTANCE AND MOBILITY ATTENUATION PARAMETER IN ULTRA-THIN OXIDE MOSFET

Similar documents
EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Reliability of deep submicron MOSFETs

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS

ECE 340 Lecture 40 : MOSFET I

Department of Electrical Engineering IIT Madras

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

Floating Body and Hot Carrier Effects in Ultra-Thin Film SOI MOSFETs

MOSFET short channel effects

Lecture 4. MOS transistor theory

LECTURE 09 LARGE SIGNAL MOSFET MODEL

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Drive performance of an asymmetric MOSFET structure: the peak device

Supporting Information

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Lecture 31 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 25, 2007

An Analytical model of the Bulk-DTMOS transistor

Three Terminal Devices

W[L n-channel TRANSISTORS

NAME: Last First Signature

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Solid State Device Fundamentals

Gate and Substrate Currents in Deep Submicron MOSFETs

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Influence of Fin Shape and Temperature on Conventional and Strained MuGFETs Analog Parameters

8. Characteristics of Field Effect Transistor (MOSFET)

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Introduction to VLSI ASIC Design and Technology

X-ray Radiation Hardness of Fully-Depleted SOI MOSFETs and Its Improvement

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre

Characterization of SOI MOSFETs by means of charge-pumping

Investigation of Gate Underlap Design on Linearity of Operational Transconductance Amplifier (OTA)

Eigen # Hole s Wavefunctions, E-k and Equi-Energy Contours from a P-FinFET. Lecture 5

MOSFET & IC Basics - GATE Problems (Part - I)

Modeling & Analysis of Surface Potential and Threshold Voltage for Narrow channel 3D FDSOI MOSFET

Sub-Threshold Region Behavior of Long Channel MOSFET

EE5320: Analog IC Design

FUNDAMENTALS OF MODERN VLSI DEVICES

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

FD MOS SOI CIRCUIT TO IMPROVE THE THRESHOLD OF DETECTION OF A CO-INTEGRATED AMORPHOUS PHOTODIODE.

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology

THE scaling down of the device area is essential for

MOS TRANSISTOR THEORY

Field Effect Transistors (FET s) University of Connecticut 136

Fabrication and Characterization of Pseudo-MOSFETs

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

Small-signal Modelling of SOI-specific MOSFET Behaviours. D. Flandre

VLSI Based Design of Low Power and Linear CMOS Temperature Sensor

A Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet

Sub-1 V Supply Nano-Watt MOSFET-Only Threshold Voltage Extractor Circuit

Supporting Information

A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design

Analog Performance of Scaled Bulk and SOI MOSFETs

Abhinav Kranti, Rashmi, S Haldar 1 & R S Gupta

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Simulation of Organic Thin Film Transistor at both Device and Circuit Levels

Active Technology for Communication Circuits

SUBTHRESHOLD operation of a MOSFET has long been

Organic Electronics. Information: Information: 0331a/ 0442/

Education on CMOS RF Circuit Reliability

MOSFET Parasitic Elements

MOS Capacitance and Introduction to MOSFETs

A Novel GGNMOS Macro-Model for ESD Circuit Simulation

DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION

Solid State Devices- Part- II. Module- IV

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Session 2 MOS Transistor for RF Circuits

Session 10: Solid State Physics MOSFET

Parameter Extraction and Analysis of Pentacene Thin Film Transistor with Different Insulators

Semiconductor TCAD Tools

INTRODUCTION: Basic operating principle of a MOSFET:

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

Semiconductor Physics and Devices

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

Assessing the MVS Model for Nanotransistors (August 2013)

On the extraction of threshold voltage, effective channel length and series resistance of MOSFETs

FACULTY OF ENGINEERING LAB SHEET ENT 3036 SEMICONDUCTOR DEVICES TRIMESTER

MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS

A novel high performance 3 VDD-tolerant ESD detection circuit in advanced CMOS process

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

Design of Gate-All-Around Tunnel FET for RF Performance

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

按一下以編輯母片標題樣式. Novel Small-Dimension Poly-Si TFTs with Improved Driving Current and Suppressed Short Channel Effects. Hsiao-Wen Zan and Chun-Yen Chang

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Performance Evaluation of MISISFET- TCAD Simulation

Part II: The MOS Transistor Technology. J. SÉE 2004/2005

Strain Engineering for Future CMOS Technologies

55:041 Electronic Circuits

Transcription:

Journal of Electron Devices, Vol. 21, 2015, pp. 1806-1810 JED [ISSN: 1682-3427 ] A NON LINEAR FIT BASED METHOD TO SEPARATE EXTRACTION OF SERIES RESISTANCE AND MOBILITY ATTENUATION PARAMETER IN ULTRA-THIN OXIDE MOSFET N.Maouhoub 1*, K. Rais 2 1) Laboratoire des sciences de l ingénieur, Faculté des sciences, Université Ibn Zohr, B.P 8106, Agadir, Maroc. 2) Laboratoire d électronique, d instrumentation et de traitement du signal Faculté des sciences, Département de physique, Université Chouaib Doukkali, B.P 20, EL Jadida, Maroc. n.maouhoub@uiz.ac.ma Received 22-12-2014, online 8-01-2015 ABSTRACT We present in this work a new procedure to separate extraction of the series resistance and the mobility degradation factor in ultra thin MOSFETs. The method is based on the manipulation of the exponential model of effective mobility and extraction different parameters using a non linear fit of the experimental characteristic I d (V g ) measured in strong inversion at small drain bias. The results obtained have shown better agreement with measurements data Key words: MOSFET, Series Resistance, Surface Roughness, Mobility, Mobility degradation. I. INTRODUCTION Accurate model parameter extraction is crucial for modeling modern MOSFET devices. Extensive work abounds in the literature dedicated to this subject. Free-carrier mobility degradation and source-drain series resistance are two parameters of special importance for MOSFET characterization that are particularly cumbersome to extract independently from each other. Both of these parameters produce similar effects on the device s transfer characteristics, I d (V g ), a fact that complicates their accurate extraction. Several procedures have been proposed to get around this difficulty [1 5]. Another method was proposed to extract these parameters from the drain current versus gate voltage characteristics in the saturation region using several devices of different mask channel lengths [6]. An alternative procedure was recently proposed to extract the source-and-drain series resistance independently of mobility degradation by using bias conditions under which the channel carrier mobility is kept constant [7]. Juan Muci and al [8-9] was presented a procedure to separate and extract source and series resistance and mobility degradation, this

N.Maouhoub and K. Rais, Journal of Electron Devices 21, 1806-1810 (2015) method is based on directly calculating the three parameters by solving a system of three simultaneous equations and using a classical model of mobility with mobility degradation exponent n (equation 1), if n equal to unity, the effect of series resistance and mobility attenuation parameter would be inseparable. 0 (1) eff n 1.(VG V where θ is the mobility degradation factor due to the gate field, µ 0 is the low-field mobility, V G is the intrinsic gate voltage and V t is the threshold voltage. The fact that n is different to unity is what allows the separation of these two parameters effect at small drain voltage. However, this procedure is immune to such inconveniences since it based on extracting parameter n by fitting the experimental data of long channel device to the drain current equation neglecting the parasitic resistance. In what follows we present a new procedure to be applied in strong inversion to the drain current vs. gate voltage characteristics of a single transistor, measured at a small drain bias. It is based on the exploiting of exponential model of effective mobility and a non linear fit. The procedure has been validated using data from a single experimental short channel device. The drain current I d in the linear region can be expressed as: W I d. eff.c ox.(vg V t ).VD (2) L where W is the channel width, L is the channel length, C ox is the oxide capacitance, μ eff is the effective free-carrier mobility, V G is the intrinsic gate voltage, V D the intrinsic drain voltage and V t is the threshold voltage. The model of variation mobility with effective field considers that the attenuation of effective mobility is particularly due to Surface Roughness Scattering [10]. When the transversal field increases, inversion charges are flattened on the weak mobility edge, on a length A of some Angstr6ms near the interface Si/SiO2. This work generalized all the classical models [9, 11], and give a physical meaning to the different used parameters. The effective mobility exempt series resistance is given by the exponential model in strong inversion:.exp.(v G V (3) eff 0 where...c ox (4) si θ is the attenuation coefficient of mobility, is constant parameter equal to 0.5for electrons and 0.33 for holes, = q/kt is the inverse of the thermal potential, si silicon permittivity, is the surface roughness amplitude, µ 0 represents the low-field mobility. If the source-drain series resistance is significant, the device s intrinsic gate and drain voltages are: Rsd VG Vg I d. (5) 2 V V I.R (6) D d d sd where V g and V d are the externally applied gate and drain voltages, respectively, R sd is the total source-drain series resistance. Assuming that V g V t >> I d.r sd /2, relation (2) becomes: 7

(A) N.Maouhoub and K. Rais, Journal of Electron Devices 21, 1806-1810 (2015) where (Vg V K. K.R exp(.(v V )).(V V ) sd g t g t Vd W K. 0.C ox.vd. (8) L (7) II. PROCEDURE EXTRACTION The procedure is based on calculating the function R(V g ) = (V g -V t ) / I d = V gt / I d Vgt R Vg C1 exp(c 2.V gt ) C 3.Vgt (9) 1 Rsd with C 1,C 2,C3 k V. d We find the extraction of these three parameters by direct nonlinear fit of equation (9) to the experimental data. III. RESULTS AND DISCUSSION In order to illustrate the proposed procedure, we use 0.1µm short channel length device, the channel width W = 4µm, gate oxide thickness t ox = 5nm, and channel doping Na = 10 16 cm -3. To start this procedure we need to find the threshold voltage V t, value using any of the known conventional threshold voltage extraction methods. Here we have used a method based on function Y(Vg) =, where g m is the transconductance that is given by di d / dv g. V t can g m be extracted from the V g axis intercept of the observed straight lines of Y versus V g characteristic. The V t value for this device turns out to be 0.2 V. 110 4 exp erimental data model 510 5 0 0 1 2 Vg(V) Figure 1: Experimental and simulated characteristic I d vs. V g 8

R(ohm) N.Maouhoub and K. Rais, Journal of Electron Devices 21, 1806-1810 (2015) Figure 1 presents the experimental characteristics measured at a small drain voltage of 20 mv and the theoretical characteristics using different calculated parameters. The application of our method shows a best agreement with experimental data. 210 4 exp erimental data model 1.510 4 110 4 510 3 0 0.5 1 1.5 2 Vgt(V) Figure 2: Experimental and simulated characteristic R vs. V gt Figure 2 shows the experimental variation of the corresponding function R, vs. the gate voltage overdrive V gt. It is clearly that the application of model given in equation (9) shows a good fit. The resulting parameter values for this device are presented in Table 1.Also presented are the parameters extracted by two other methods also based on exponential model of mobility: Table 1: Values of the different extracted parameters Parameter θ (1/V) R sd (Ω) (nm) Method [10] 0.363 107.53 0.31 Method [12] 0.36 108.8 0.28 Our method 0.36 108 0.28 IV. CONCLUSION We have presented a procedure that permits us to separately extract the series resistance and the mobility degradation parameter in MOSFETs has been presented using exponential model of mobility. It based on non linear fit of the experimental characteristic I d (V g ) in strong inversion at a small drain bias from the characteristic. The proposed method has been illustrated by applying it to an experimental short channel MOSFET. The results obtained by this technique have a best agreement with experimental data. The exponential model of mobility is advantageous because it allowed us to easily access to the surface roughness. 9

N.Maouhoub and K. Rais, Journal of Electron Devices 21, 1806-1810 (2015) References [1]. Lou CL, Chim WK, Chan DSH, Pan Y. "A novel single-device DC method for extraction of the effective mobility and source-drain resistances of fresh and hot-carrier degraded drain-engineered MOSFET s, " IEEE Trans Electron Dev. 45, 1317-1323 (1998). [2]. Lim GM, Kim YC, Kim DJ, Park YW, Kim DM. "Additional resistance method for extraction of separated nonlinear parasitic resistances and effective mobility in MOSFET s", Electron Lett. 36, 1233-1234 (1998). [3]. [4]. Ho CS, Lo YC, Chang YH, Liou JJ. "Determination of gate-bias dependent source/drain series resistance and effective channel length for advanced MOS devices", Solid State Electron. 50, 1774-1779 (2006). [5]. Karlsson PR, Jeppson KO. "An efficient method for determining threshold voltage, series resistance and effective geometry of MOS transistors", IEEE Trans. Semiconduct. Manufact. 9, 215-222 (1996). [6]. Lu C-Y, Cooper Jr JA. A new constant-current technique for MOSFET parameter extraction. Solid State Electron. 49, 351-356 (2005). [7]. García Sánchez FJ, Ortiz-Conde A, Cerdeira A, Estrada M, Flandre D, Liou JJ. "A method to extract mobility degradation and total series resistance of fullydepleted SOI MOSFETs", IEEE Trans. Electron Dev., 49, 82-7 (2002). [8]. Lin D-W, Cheng M-L, Wang S-W, Wu C-C, Chen M-J. A constant-mobility method to enable MOSFET seriesresistance extraction", IEEE Electron Dev. Lett. 28, 1132-1134 (2007). [9]. Adelmo Ortiz-Conde, Francisco J. García-Sánchez, Juan Muci, Denise C. Lugo Muñoz, "Indirect fitting procedure to separate the effects of mobility degradation and source-and-drain resistance in MOSFET parameter extraction", Microelectronics Reliability 49, 689 692 (2009). [10]. Juan Muci, Denise C Lugo Mun oz, A lvaro D Latorre Rey, Adelmo Ortiz-Conde, Francisco J Garc ıa- S anchez, "A new integration-based procedure to separately extract series resistance and mobility degradation in MOSFETs", Semicond. Sci. Technol. 24, 105015 (2009). [11]. EL Abassi, Y. Amhouche, E. Bendada, R. Rmaily and K. Rais, "Characterization of series resistances and mobility attenuation phenomena in short channel MOS transistors", Active and Passive Electronic Components, 24, 13-22 (2001). [12]. Ghibaudo, G. and Balestra, Modelling of ohmic MOSFET operation at very low temperature, "Solid State Electron., 31, 105-108 (1988). [13]. N.Maouhoub, K.Rais, Characterization of Series Resistance and Mobility Degradation Parameter and Optimizing Choice of Oxide Thickness in Thin Oxide N-Channel MOSFET", Active and Passive Electronic Components, 10.1155/2011/713129 (2011). 10