TRS3221E 3-V TO 5.5-V SINGLE-CHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV IEC ESD PROTECTION

Similar documents
DUAL RS-232 DRIVER/RECEIVER WITH IEC PROTECTION

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

5-V/3.3-V CMOS Outputs 5-V/3.3-V Input Down to 2.5-V Output Level I off Supports Partial-Power-Down Mode Shift With 2.5-V V CC

description/ordering information

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

TRSF3238E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD (HBM) PROTECTION

SN74CB3T3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER

SN74CBT3253C DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH 2-V UNDERSHOOT PROTECTION

ORDERING INFORMATION. 0 C to 70 C Reel of 2000 TRSF3232ECDWR SSOP DB Reel of 2000 TRSF3232ECDBR RT32EC

VOLTAGE PROTECTION FOR 2-, 3-, OR 4-CELL Lion BATTERIES (2 nd PROTECTION)

SN74CB3Q OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER

TRSF3238E 3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD (HBM) PROTECTION

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

DUAL RS-232 DRIVER/RECEIVER WITH IEC PROTECTION

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

Single 3-Input Positive-XOR Gate Check for Samples: SN74LVC1G386


SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

Related Synchronous MOSFET Drivers DEVICE NAME ADDITIONAL FEATURES INPUTS TPS2830. Noninverted TPS2831. Inverted TPS2834. Noninverted TPS2835

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

description/ordering information

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVC861ANSR LVC861A SSOP DB Reel of 2000 SN74LVC861ADBR LC861A

SN75185 MULTIPLE RS-232 DRIVERS AND RECEIVERS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

CD54HC4017, CD74HC4017

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

CD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060

SN74AUC1G02 SINGLE 2-INPUT POSITIVE-NOR GATE

description/ordering information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

ORDERING INFORMATION PACKAGE

description TPS3836, TPS3838 DBV PACKAGE (TOP VIEW) V DD GND RESET TPS3837 DBV PACKAGE (TOP VIEW)

description/ordering information

± SLLS349J JUNE 1999 REVISED MARCH 2004

LM317M 3-TERMINAL ADJUSTABLE REGULATOR

SN54AC04, SN74AC04 HEX INVERTERS

CD74AC251, CD74ACT251

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SN74AUC2G32 DUAL 2-INPUT POSITIVE-OR GATE

The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SN54ACT374, SN74ACT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

± SLLS350L APRIL 1999 REVISED MARCH 2004

description/ordering information

MULTIPOINT-LVDS QUAD DIFFERENTIAL LINE DRIVER

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54LV163A, SN74LV163A 4-BIT SYNCHRONOUS BINARY COUNTERS

SN74AUC1G00 SINGLE 2-INPUT POSITIVE-NAND GATE

1 to 4 Configurable Clock Buffer for 3D Displays

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

Figure 1. Output Voltage vs Output Current ORDERING INFORMATION

SN74LV04A-Q1 HEX INVERTER

SN74ALVCHR16601DL 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION/ORDERING INFORMATION

description/ordering information

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

description/ordering information

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74AUC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER

Dual Inverter Gate Check for Samples: SN74LVC2GU04

CY74FCT257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

ORDERING INFORMATION. TSSOP DGG Tape and reel SN74LVCH16543ADGGR LVCH16543A TVSOP DGV Tape and reel SN74LVCH16543ADGVR LDH543A

CD4051B-Q1, CD4052B-Q1, CD4053B-Q1 CMOS ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LOGIC LEVEL CONVERSION

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN74CB3Q BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

± SLLS567E MAY 2003 REVISED JANUARY 2004

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SINGLE 2-INPUT POSITIVE-AND GATE

TLC7701-Q1, TLC7705-Q1, TLC7733-Q1 MICROPOWER SUPPLY VOLTAGE SUPERVISORS

Dual 2-Input Positive-NOR Gate Check for Samples: SN74LVC2G02

NOT RECOMMENDED FOR NEW DESIGNS USE CDCVF2510A AS A REPLACEMENT

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

SN75LV4737A 3.3-V/5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER

description/ordering information

TS3L BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE SCES389J MARCH 2002 REVISED NOVEMBER 2007

SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN54LV574A, SN74LV574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

CD4066B CMOS QUAD BILATERAL SWITCH

Transcription:

FEATURES ESD Protection for RS-232 Pins ±15-kV Human-Body Model (HBM) ±8 kv (IEC 61000-4-2, Contact Discharge) ±15 kv (IEC 61000-4-2, Air-Gap Discharge) Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards Operates With 3-V to 5.5-V V CC Supply Operates up to 250 kbit/s One Driver and One Receiver Low Standby Current... 1 μa Typical External Capacitors... 4 0.1 μf Accepts 5-V Logic Input With 3.3-V Supply Alternative High-Speed Pin-Compatible Device (1 Mbit/s) TRSF3221E Auto-Powerdown Feature Automatically Disables Drivers for Power Savings DESCRIPTION/ORDERING INFORMATION TRS3221E APPLICATIONS Battery-Powered, Hand-Held, and Portable Equipment PDAs and Palmtop PCs Notebooks, Subnotebooks, and Laptops Digital Cameras Mobile Phones and Wireless Devices EN C1+ V+ C1 C2+ C2 V RIN DB OR PW PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 FORCEOFF V CC GND DOUT FORCEON DIN INVALID ROUT The TRS3221E is a single driver, single receiver RS-232 solution operating from a single V CC supply. The RS-232 pins provide IEC G1000-4-2 ESD protection. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. These devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/μs driver output slew rate. Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal on the receiver input, the driver output is disabled. If FORCEOFF is set low and EN is high, both the driver and receiver are shut off, and the supply current is reduced to 1 μa. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur. Auto-powerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to the receiver input. The INVALID output notifies the user if an RS-232 signal is present at the receiver input. INVALID is high (valid data) if the receiver input voltage is greater than 2.7 V or less than 2.7 V, or has been between 0. and 0. for less than 30 μs. INVALID is low (invalid data) if the receiver input voltage is between 0. and 0. for more than 30 μs. Refer to Figure 5 for receiver input levels. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2007, Texas Instruments Incorporated

TRS3221E 0 C to 70 C 40 C to 85 C ORDERING INFORMATION T A PACKAGE (1)(2) ORDERABLE PART NUMBER TOP-SIDE MARKING SSOP DB TSSOP PW SSOP DB TSSOP PW Tube of 80 Reel of 2000 Tube of 90 Reel of 2000 Tube of 80 Reel of 2000 Tube of 90 Reel of 2000 TRS3221ECDB TRS3221ECDBR TRS3221ECPW TRS3221ECPWR TRS3221EIDB TRS3221EIDBR TRS3221EIPW TRS3221EIPWR RS21EC RS21EC RS21EI RS21EI (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at /sc/package. (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at. INPUTS DIN FORCEON FORCEOFF FUNCTION TABLES ABC EACH DRIVER (1) VALID RIN RS-232 LEVEL OUTPUT DOUT DRIVER STATUS X X L X Z Powered off L H H X H Normal operation with H H H X L auto-powerdown disabled L L H Yes H Normal operation with H L H Yes L auto-powerdown enabled L L H No Z Powered off by H L H No Z auto-powerdown feature (1) H = high level, L = low level, X = irrelevant, Z = high impedance EACH RECEIVER (1) INPUTS OUTPUT VALID RIN RIN EN ROUT RS-232 LEVEL L L X H H L X L X H X Z Open L No H (1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = disconnected input or connected driver off 2 Submit Documentation Feedback

TRS3221E LOGIC DIAGRAM (POSITIVE LOGIC) DIN 11 13 DOUT FORCEOFF FORCEON 16 12 Auto-Powerdown 10 INVALID ROUT 9 8 RIN 1 EN Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) Recommended Operating Conditions (1) See Figure 6 MIN MAX UNIT V CC Supply voltage range (2) 0.3 6 V V+ Positive output supply voltage range (2) 0.3 7 V V Negative output supply voltage range (2) 0.3 7 V V+ V Supply voltage difference (2) 1 DIN, FORCEOFF, FORCEON, EN 0.3 6 V I Input voltage range V RIN 25 25 DOUT 13.2 13.2 V O voltage range V ROUT, INVALID 0. CC + 0.3 DB package 82 θ JA Package thermal impedance (3)(4) C/W PW package 108 T J Operating virtual junction temperature 150 C T stg Storage temperature range 65 150 C (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltages are with respect to network GND. (3) Maximum power dissipation is a function of T J (max), θ JA, and T A. The maximum allowable power dissipation at any allowable ambient temperature is P D = (T J (max) T A )/θ JA. Operating at the absolute maximum T J of 150 C can affect reliability. (4) The package thermal impedance is calculated in accordance with JESD 51-7. Supply voltage MIN NOM MAX UNIT V CC = 3. 3 3.3 3.6 V CC = 5 V 4.5 5 5.5 V CC = 3. 2 V IH Driver and control high-level input voltage DIN, FORCEOFF, FORCEON, EN V V CC = 5 V 2.4 V IL Driver and control low-level input voltage DIN, FORCEOFF, FORCEON, EN 0.8 V V I Driver and control input voltage DIN, FORCEOFF, FORCEON 0 5.5 V V I Receiver input voltage 25 25 V TRS3221EC 0 70 T A Operating free-air temperature C TRS3221EI 40 85 (1) Test conditions are C1 C4 = 0.1 μf at V CC = 3. ± 0.; C1 = 0.047 μf, C2 C4 = 0.33 μf at V CC = 5 V ± 0.5 V. V Submit Documentation Feedback 3

TRS3221E Electrical Characteristics (1) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6) PARAMETER TEST CONDITIONS MIN TYP (2) MAX UNIT FORCEOFF, I I Input leakage current ±0.01 ±1 μa FORCEON, EN Auto-powerdown disabled No load, FORCEOFF and 0.3 1 ma FORCEON at V CC V CC = 3. or 5 V, No load, I CC Supply current Powered off 1 10 T A = 25 C FORCEOFF at GND Auto-powerdown enabled No load, FORCEOFF at V CC, FORCEON at GND, 1 10 All RIN are open or grounded (1) Test conditions are C1 C4 = 0.1 μf at V CC = 3. ± 0.; C1 = 0.047 μf, C2 C4 = 0.33 μf at V CC = 5 V ± 0.5 V. (2) All typical values are at V CC = 3. or V CC = 5 V, and T A = 25 C. Driver Section Electrical Characteristics (1) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6) PARAMETER TEST CONDITIONS MIN TYP (2) MAX UNIT V OH High-level output voltage DOUT at R L = 3 kω to GND, DIN = GND 5 5.4 V V OL Low-level output voltage DOUT at R L = 3 kω to GND, DIN = V CC 5 5.4 V I IH High-level input current V I = V CC ±0.01 ±1 μa I IL Low-level input current V I = GND ±0.01 ±1 μa I OS Short-circuit V CC = 3.6 V, V O = 0 V ±35 ±60 output current (3) V CC = 5.5 V, V O = 0 V ±35 ±60 r o resistance V CC, V+, and V = 0 V, V O = ±2 V 300 10M Ω V O = ±12 V, V CC = to 3.6 V ±25 I off leakage current FORCEOFF = GND μa V O = ±10 V, V CC = 4.5 V to 5.5 V ±25 (1) Test conditions are C1 C4 = 0.1 μf at V CC = 3. ± 0.; C1 = 0.047 μf, C2 C4 = 0.33 μf at V CC = 5 V ± 0.5 V. (2) All typical values are at V CC = 3. or V CC = 5 V, and T A = 25 C. (3) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time. Driver Section Switching Characteristics (1) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6) PARAMETER TEST CONDITIONS MIN TYP (2) MAX UNIT Maximum data rate C L = 1000 pf, R L = 3 kω, See Figure 1 150 250 kbit/s t sk(p) Pulse skew (3) C L = 150 pf to 2500 pf, R L = 3 kω to 7 kω, See Figure 2 100 ns Slew rate, C L = 150 pf to 1000 pf 6 30 V CC = 3., SR(tr) transition region V/μs R L = 3 kω to 7 kω (see Figure 1) C L = 150 pf to 2500 pf 4 30 (1) Test conditions are C1 C4 = 0.1 μf at V CC = 3. ± 0.; C1 = 0.047 μf, C2 C4 = 0.33 μf at V CC = 5 V ± 0.5 V. (2) All typical values are at V CC = 3. or V CC = 5 V, and T A = 25 C. (3) Pulse skew is defined as t PLH t PHL of each channel of the same device. μa ma 4 Submit Documentation Feedback

TRS3221E Receiver Section Electrical Characteristics (1) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6) PARAMETER TEST CONDITIONS MIN TYP (2) MAX UNIT V OH High-level output voltage I OH = 1 ma V CC 0.6 V CC 0.1 V V OL Low-level output voltage I OL = 1.6 ma 0.4 V V CC = 3. 1.6 2.4 V IT+ Positive-going input threshold voltage V V CC = 5 V 1.9 2.4 V CC = 3. 0.6 1.1 V IT Negative-going input threshold voltage V V CC = 5 V 0.8 1.4 V hys Input hysteresis (V IT+ V IT ) 0.5 V I off leakage current EN = V CC ±0.05 ±10 μa r i Input resistance V I = ± to ±25 V 3 5 7 kω (1) Test conditions are C1 C4 = 0.1 μf at V CC = 3. ± 0.; C1 = 0.047 μf, C2 C4 = 0.33 μf at V CC = 5 V ± 0.5 V. (2) All typical values are at V CC = 3. or V CC = 5 V, and T A = 25 C. Receiver Section Switching Characteristics (1) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6) PARAMETER TEST CONDITIONS TYP (2) UNIT t PLH Propagation delay time, low- to high-level output C L = 150 pf, See Figure 3 150 ns t PHL Propagation delay time, high- to low-level output C L = 150 pf, See Figure 3 150 ns t en enable time C L = 150 pf, R L = 3 kω, See Figure 4 200 ns t dis disable time C L = 150 pf, R L = 3 kω, See Figure 4 200 ns t sk(p) Pulse skew (3) See Figure 3 50 ns (1) Test conditions are C1 C4 = 0.1 μf at V CC = 3. ± 0.; C1 = 0.047 μf, C2 C4 = 0.33 μf at V CC = 5 V ± 0.5 V. (2) All typical values are at V CC = 3. or V CC = 5 V, and T A = 25 C. (3) Pulse skew is defined as t PLH t PHL of each channel of the same device. ESD Protection NAME TEST CONDITIONS TYP UNIT HBM ±15 R IN /D OUT IEC G1000-4-2 Contact Discharge ±8 kv IEC G1000-4-2 Air-Gap Discharge ±15 Submit Documentation Feedback 5

TRS3221E Auto-Powerdown Section Electrical Characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5) PARAMETER TEST CONDITIONS MIN MAX UNIT Receiver input threshold V T+(valid) FORCEON = GND, FORCEOFF = V CC 2.7 V for INVALID high-level output voltage Receiver input threshold V T (valid) FORCEON = GND, FORCEOFF = V CC 2.7 V for INVALID high-level output voltage Receiver input threshold V T(invalid) FORCEON = GND, FORCEOFF = V CC 0.3 0. for INVALID low-level output voltage I OH = 1 ma, FORCEON = GND, V OH INVALID high-level output voltage V CC 0.6 V FORCEOFF = V CC I OL = 1.6 ma, FORCEON = GND, V OL INVALID low-level output voltage 0.4 V FORCEOFF = V CC Auto-Powerdown Section Switching Characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5) PARAMETER TYP (1) UNIT t valid Propagation delay time, low- to high-level output 1 μs t invalid Propagation delay time, high- to low-level output 30 μs t en Supply enable time 100 μs (1) All typical values are at V CC = 3. or V CC = 5 V, and T A = 25 C. 6 Submit Documentation Feedback

TRS3221E PARAMETER MEASUREMENT INFORMATION Generator (see Note B) 50 Ω FORCEON TEST CIRCUIT R L FORCEOFF RS-232 CL (see Note A) SR(tr) 6 V t THL or t TLH Input 0 V t THL t TLH V OH V OL VOLTAGE WAVEFORMS NOTES: A. C L includes probe and jig capacitance. B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z O = 50 Ω, 50% duty cycle, t r 10 ns, t f 10 ns. Figure 1. Driver Slew Rate Generator (see Note B) 50 Ω FORCEON TEST CIRCUIT R L FORCEOFF RS-232 C L (see Note A) Input t PHL 1.5 V 1.5 V 50% 50% VOLTAGE WAVEFORMS NOTES: A. C L includes probe and jig capacitance. B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z O = 50 Ω, 50% duty cycle, t r 10 ns, t f 10 ns. t PLH 0 V V OH V OL Figure 2. Driver Pulse Skew Generator (see Note B) 50 Ω EN = V CC C L (see Note A) Input t PHL 1.5 V 1.5 V t PLH 50% 50% V OH V OL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. C L includes probe and jig capacitance. B. The pulse generator has the following characteristics: Z O = 50 Ω, 50% duty cycle, t r 10 ns, t f 10 ns. Figure 3. Receiver Propagation Delay Times Submit Documentation Feedback 7

TRS3221E PARAMETER MEASUREMENT INFORMATION V CC S1 R L GND Input t PHZ (S1 at GND) 1.5 V 1.5 V 0 V t PZH (S1 at GND) or 0 V Generator (see Note B) EN 50 Ω C L (see Note A) 0. t PLZ (S1 at V CC ) 0. 50% 50% V OH t PZL (S1 at V CC ) V OL TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. C L includes probe and jig capacitance. B. The pulse generator has the following characteristics: Z O = 50 Ω, 50% duty cycle, t r 10 ns, t f 10 ns. C. t PLZ and t PHZ are the same as t dis. D. t PZL and t PZH are the same as t en. Figure 4. Receiver Enable and Disable Times 8 Submit Documentation Feedback

TRS3221E PARAMETER MEASUREMENT INFORMATION 2.7 V 2.7 V Generator (see Note B) EN = GND 50 Ω ROUT Receiver Input t invalid 2.7 V 0 V 0 V 2.7 V t valid V CC FORCEOFF FORCEON Autopowerdown DIN DOUT INVALID C L = 30 pf (see Note A) INVALID V+ Supply Voltages V 50% V CC 50% V CC t en 0 V V+ 0. V CC 0 V 0. V TEST CIRCUIT VOLTAGE WAVEFORMS 2.7 V 0. 0 V 0. 2.7 V Valid RS-232 Level, INVALID High ÎÎÎÎÎÎÎÎÎÎÎ Indeterminate ÎÎÎÎÎÎÎÎÎÎÎ If Signal Remains Within This Region For More Than 30 µs, INVALID Is Low ÎÎÎÎÎÎÎÎÎÎÎ Indeterminate Valid RS-232 Level, INVALID High Auto-powerdown disables drivers and reduces supply current to 1 µa. NOTES: A. C L includes probe and jig capacitance. B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z O = 50 Ω, 50% duty cycle, t r 10 ns, t f 10 ns. Figure 5. INVALID Propagation Delay Times and Driver Enabling Time Submit Documentation Feedback 9

TRS3221E APPLICATION INFORMATION EN 1 16 FORCEOFF + C1 + 2 3 C3 (1) C1+ V+ Autopowerdown V CC GND 15 + 14 C BYPASS = 0.1 µf + + 4 5 C2 6 7 C4 C1 C2+ C2 V 13 12 11 10 DOUT FORCEON DIN INVALID RIN 8 9 ROUT 5 kω (1) C3 can be connected to V CC or GND. NOTES: A. Resistor values shown are nominal. B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown. V CC vs CAPACITOR VALUES V CC C1 C2, C3, and C4 3. ± 0. 5 V ± 0.5 V to 5.5 V 0.1 µf 0.047 µf 0.1 µf 0.1 µf 0.33 µf 0.47 µf Figure 6. Typical Operating Circuit and Capacitor Values 10 Submit Documentation Feedback

PACKAGE OPTION ADDENDUM 24-Aug-2018 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TRS3221ECDB ACTIVE SSOP DB 16 80 Green (RoHS & no Sb/Br) TRS3221ECDBR ACTIVE SSOP DB 16 2000 Green (RoHS & no Sb/Br) TRS3221ECPW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) TRS3221ECPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) TRS3221EIDB ACTIVE SSOP DB 16 80 Green (RoHS & no Sb/Br) TRS3221EIDBR ACTIVE SSOP DB 16 2000 Green (RoHS & no Sb/Br) TRS3221EIPW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) TRS3221EIPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM 0 to 70 RS21EC CU NIPDAU Level-1-260C-UNLIM 0 to 70 RS21EC CU NIPDAU Level-1-260C-UNLIM 0 to 70 RS21EC CU NIPDAU Level-1-260C-UNLIM 0 to 70 RS21EC CU NIPDAU Level-1-260C-UNLIM -40 to 85 RS21EI CU NIPDAU Level-1-260C-UNLIM -40 to 85 RS21EI CU NIPDAU Level-1-260C-UNLIM -40 to 85 RS21EI CU NIPDAU Level-1-260C-UNLIM -40 to 85 RS21EI Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. Addendum-Page 1

PACKAGE OPTION ADDENDUM 24-Aug-2018 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TRS3221ECDBR SSOP DB 16 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 TRS3221ECPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 TRS3221EIDBR SSOP DB 16 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 TRS3221EIPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TRS3221ECDBR SSOP DB 16 2000 367.0 367.0 38.0 TRS3221ECPWR TSSOP PW 16 2000 367.0 367.0 35.0 TRS3221EIDBR SSOP DB 16 2000 367.0 367.0 38.0 TRS3221EIPWR TSSOP PW 16 2000 367.0 367.0 35.0 Pack Materials-Page 2

MECHANICAL DATA MSSO002E JANUARY 1995 REVISED DECEMBER 2001 DB (R-PDSO-G**) 28 PINS SHOWN PLASTIC SMALL-OUTLINE 0,65 0,38 0,22 0,15 M 28 15 5,60 5,00 8,20 7,40 0,25 0,09 Gage Plane 1 14 0,25 A 0 8 0,95 0,55 2,00 MAX 0,05 MIN Seating Plane 0,10 DIM PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SCALE 2.500 PW0016A PACKAGE OUTLINE TSSOP - 1.2 mm max height SMALL OUTLINE PACKAGE A 1 6.6 TYP 6.2 PIN 1 INDEX AREA 16 14X 0.65 C SEATING PLANE 0.1 C 2X 5.1 4.9 NOTE 3 4.55 8 B 4.5 4.3 NOTE 4 9 16X 0.30 0.19 0.1 C A B 1.2 MAX SEE DETAIL A (0.15) TYP 0.25 GAGE PLANE 0.15 0.05 0-8 0.75 0.50 A 20 DETAIL A TYPICAL 4220204/A 02/2017 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side. 5. Reference JEDEC registration MO-153.

15.000 PW0016A EXAMPLE BOARD LAYOUT TSSOP - 1.2 mm max height SMALL OUTLINE PACKAGE 16X (1.5) SYMM 1 16X (0.45) 16 (R0.05) TYP SYMM 14X (0.65) 8 9 (5.8) LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE: 10X SOLDER MASK OPENING METAL METAL UNDER SOLDER MASK SOLDER MASK OPENING EXPOSED METAL EXPOSED METAL 0.05 MAX ALL AROUND 0.05 MIN ALL AROUND NON-SOLDER MASK DEFINED (PREFERRED) SOLDER MASK DETAILS SOLDER MASK DEFINED 4220204/A 02/2017 NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PW0016A EXAMPLE STENCIL DESIGN TSSOP - 1.2 mm max height SMALL OUTLINE PACKAGE 16X (0.45) 1 16X (1.5) SYMM 16 (R0.05) TYP SYMM 14X (0.65) 8 9 (5.8) SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE: 10X 4220204/A 02/2017 NOTES: (continued) 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES AS IS AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI s products are provided subject to TI s Terms of Sale (/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI s provision of these resources does not expand or otherwise alter TI s applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2018, Texas Instruments Incorporated