Acknowledgements. o Stephen Tobin. o Jason Malik. o Dr. Dragan Djurdjanovic. o Samsung Austin Semiconductor, Machine Learning

Similar documents
TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm

Competitive in Mainstream Products

Holistic View of Lithography for Double Patterning. Skip Miller ASML

Beyond Immersion Patterning Enablers for the Next Decade

Scaling of Semiconductor Integrated Circuits and EUV Lithography

EUV Supporting Moore s Law

FinFET vs. FD-SOI Key Advantages & Disadvantages

The future of lithography and its impact on design

Process Optimization

(Complementary E-Beam Lithography)

Photolithography I ( Part 1 )

Intel Technology Journal

Limitations and Challenges to Meet Moore's Law

Discovering Electrical & Computer Engineering. Carmen S. Menoni Professor Week 3 armain.

Recent Trends in Semiconductor IC Device Manufacturing

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

Advanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm

Update on 193nm immersion exposure tool

5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen

Multiple Patterning for Immersion Extension and EUV Insertion. Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group

A Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004

EUVL getting ready for volume introduction

Holistic Lithography. Christophe Fouquet. Executive Vice President, Applications. 24 November 2014

Newer process technology (since 1999) includes :

From ArF Immersion to EUV Lithography

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

What s So Hard About Lithography?

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

R&D Status and Key Technical and Implementation Challenges for EUV HVM

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

TSMC Property. EUV Lithography. The March toward HVM. Anthony Yen. 9 September TSMC, Ltd

MAPPER: High throughput Maskless Lithography

Copyright 2004 by the Society of Photo-Optical Instrumentation Engineers.

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Announcements. Sign up for Piazza if you haven t already

More on the Mask Error Enhancement Factor

Lithography. International SEMATECH: A Focus on the Photomask Industry

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Enabling Semiconductor Innovation and Growth

Application-Based Opportunities for Reused Fab Lines

Imec pushes the limits of EUV lithography single exposure for future logic and memory

Registration performance on EUV masks using high-resolution registration metrology

HOW TO CONTINUE COST SCALING. Hans Lebon

Lithography. Development of High-Quality Attenuated Phase-Shift Masks

Photolithography 光刻 Part I: Optics

Line End Shortening. T h e L i t h o g r a p h y E x p e r t (Spring 2000) Chris A. Mack, FINLE Technologies, Austin, Texas

Sub-12nm Optical Lithography with 4x Pitch Division and SMO-Lite

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Present Status and Future Prospects of EUV Lithography

Lithography Roadmap. without immersion lithography. Node Half pitch. 248nm. 193nm. 157nm EUVL. 3-year cycle: 2-year cycle: imec 2005

Double Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond

Photolithography II ( Part 2 )

Status and challenges of EUV Lithography

DUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014

NANOELECTRONIC TECHNOLOGY: CHALLENGES IN THE 21st CENTURY

Reducing Proximity Effects in Optical Lithography

Imaging for the next decade

Scope and Limit of Lithography to the End of Moore s Law

Copyright 2000 by the Society of Photo-Optical Instrumentation Engineers.

UV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008

AN ANALYSIS: TRADITIONAL SEMICONDUCTOR LITHOGRAPHY VERSUS EMERGING TECHNOLOGY (NANO IMPRINT) Robert L. Wright Kranthi Mitra Adusumilli

Critical Dimension Sample Planning for 300 mm Wafer Fabs

ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline

The End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique

Advanced Patterning Techniques for 22nm HP and beyond

IC Knowledge LLC, PO Box 20, Georgetown, MA Ph: (978) , Fx: (978)

Fabricating 2.5D, 3D, 5.5D Devices

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

16nm with 193nm Immersion Lithography and Double Exposure

Performance data of a new 248 nm CD metrology tool proved on COG reticles and PSM s

EUVL Scanners Operational at Chipmakers. Skip Miller Semicon West 2011

Photolithography Technology and Application

Optical Issues in Photolithography

Lithography on the Edge

FinFET-based Design for Robust Nanoscale SRAM

ISMI Industry Productivity Driver

5 th Annual ebeam Initiative Luncheon SPIE February 26, Aki Fujimura CEO D2S, Inc. Managing Company Sponsor ebeam Initiative

IMEC update. A.M. Goethals. IMEC, Leuven, Belgium

Opto-Mechanical Equipment of KBTEM: Present Day and the Future

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

Lithography in our Connected World

Litho Metrology. Program

Optical Lithography. Here Is Why. Burn J. Lin SPIE PRESS. Bellingham, Washington USA

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

Closed Loop Registration Control (RegC ) Using PROVE as the Data Source for the RegC Process

Towards an affordable Cost of Ownership for EUVL. Melissa Shell Principal Engineer & Program Manager, EUVL Research Components Research October 2006

Major Fabrication Steps in MOS Process Flow

MICROCHIP MANUFACTURING by S. Wolf

Spring of EUVL: SPIE 2012 AL EUVL Conference Review

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

Device Fabrication: Photolithography

Computational Lithography Requirements & Challenges for Mask Making. Naoya Hayashi, Dai Nippon Printing Co., Ltd

Wafer-Edge Challenges

THE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE FOR SUB-45NM LITHOGRAPHY TAN SOON YOENG

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

Resolution. T h e L i t h o g r a p h y E x p e r t (Winter 1997) Chris A. Mack, FINLE Technologies, Austin, Texas

Optimizing FinFET Structures with Design-based Metrology

Critical dimension sensitivity to post-exposure bake temperature variation in EUV photoresists

Light Sources for High Volume Metrology and Inspection Applications

THE WAFER FAB CLEANS IN SEMICONDUCTOR INDUSTRY FROM A MATERIALS SUPPLIER PERSPECTIVE

Transcription:

Semicon West 2016

Acknowledgements o Stephen Tobin o Samsung Austin Semiconductor, Machine Learning o Jason Malik o Samsung Austin Semiconductor, Metrology o Dr. Dragan Djurdjanovic o University of Texas, Mechanical Engineering

Outline Introduction Undersensitivity: We need more data! Oversensitivity: Whoa, too much data! Incongruity: Wow, too many formats! IP Security: Hey, whom can I trust? Summary

Daily Fab Concerns Data sampling rate is not 100% Sometimes not even close! Sample set analyses are not real time Sometimes not even close! Primary Goal/Question: Right now, is my tool/process running such that there will be no adverse yield or throughput impact on the next wafer?

Yield-Up Complexity Short Ramp Time Typical Yield Improvement Dynamics Yield Random Systematic Errors Parametric Quarters (1990s) Months (Today) Need more actionable information in real time now

Metrology Complexity 3D Structure Planar to Vertical Transistor Architecture Gate Source Drain Planar MOSFET Vertical FinFET Need more 3D structural information now

Material Complexity IC Periodic Table Need more monitoring and control info now Today, nearly two thirds of the non-radioactive elements are used in every chip! 70s 80s- 90s

UP Defect Complexity Photomask Cleanliness Particulates Ultrapure Water needs <200pcs/liter @ >50nm Max defect size on mask ~7% of wafer CD Size spec needs to track with node shrinks 14nm: 1.0nm 10nm: 0.7nm (7Å) Mask Mask Wafer Wafer Need more and better inspection information now

Process Complexity: Double Patterning Spacer Type: Litho-Etch-Litho-Etch: Ref: Brian Wang Ref: Paul Zimmerman Previously took only one lithography step Need more inline SPC results information now

Immersion Technology 1.0 The IC Lithographer s Paradox 0.5 1.5 g-line 436 Resolution = Minimum Feature Size i-line 365 k 1 NA k 2 (NA) 2 = Depth of Focus Numerical Aperture KrF 248 Sub-Wavelength! ArF 193 F 2 157 1.35 Lord Rayleigh Sn 13 85 90 95 00 05 Need a working lithography solution now V UV DUV 1 DUV 2 VUV EUV 10 10 15

EUV: Only 1-2 years away since 2005 o Pros o Cons o Resolution o Source Power Inadequate o Cheaper than Octuple Patterning o Resist Maturity (RLS) o Mask Defectivity (No Pellicle) Are we there yet?! o Tin Drop Generation Weak o Vacuum (High Maintenance) o High Cost of Consumables o Subwavelength at 10nm Source: Google Images Need to get off my soapbox now

Data Analysis in the Past: Isolated Focus Test Wafers Input Settings -Mach Constants -FDC Parameters Process Recipes Output Values -SPC Results -Log Files -Sensor Data Individual tools and processes only

Massive Amounts of Data Ignored Only small quantities of data could be collected, analyzed, and acted upon

Equipment Complexity: TMI (too much info) But more information Sensory Overload! was ignored (>100,000 than sensors) used!

Goal: 100% of Data Analyzed and Applied Use all data to produce actionable info for: o like tools/processes o prior and following tools/processes o facilities conditions

# Sensors Too Much For Humans To Digest! High Commercial Jet Life-Death Important Not Life-Death Important Semiconductor Process Med Bars of Soap Low 10 0 10 1 10 2 10 3 10 4 10 5 10 6 10 7 10 8 log # Products Toward high end of Sensors AND Products!

Back To The Future! Year # Variable Interactions Sensors Per Wafer Analysis Method # People Needed to Review All Data 1975 1-2 200 Review All Data 1 1985 1-2 500 Test Hypotheses 3 1995 1-2 5000 Model Based Problem Solving 25 2005 1-3 50,000 Model Based 250 Problem Solving 200 1 Today 1-4 >1,000,000 Machine Learning 5000 Reduces the set of variables to the significant few

Compatibility & Security Issues o Legacy systems not designed to collaborate o Unequal security levels vs. o Some data are proprietary to each party: Vendor [chamber+frame] User [fab+enterprise] Customer o Attached directly to Mfg floor control systems o High risk to production schedule impact o Data are stored in different formats o Product throughput/output planning & analysis o Yield/Quality analysis and control o Financials We have lots of data, but much is not yet in a format that can be used as information.

Summary & Help Needed o Undersensitivity o More sensors/data on critical tools, processes, etc. o Oversensitivity o More data compute horsepower and memory o More efficient analysis techniques (move only select data) o Incongruity o More capability to combine & analyze unstructured data o IP Security o More clarification of what data are truly proprietary o More sharing of what data remains

Thank You!