Used Semiconductor Manufacturing Equipment: Looking for Sales in All the Right Places. Study Number MA108-09

Similar documents
Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

IMPACT OF 450MM ON CMP

1. Introduction. Institute of Microelectronic Systems. Status of Microelectronics Technology. (nm) Core voltage (V) Gate oxide thickness t OX

EMT 251 Introduction to IC Design

Outook on China s Solid State Drive Market 中国固态硬盘市场的前景. Report No. FI-CHN-SSD-0917

Manufacturing Case Studies: Copy Exactly (CE!) and the two-year cycle at Intel

Intel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells

CS302 - Digital Logic Design Glossary By

San Diego, CA, June 11 to 14, 2006

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Multiple Patterning for Immersion Extension and EUV Insertion. Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group

EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations

EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies

Lecture Perspectives. Administrivia

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

The Development of the Semiconductor CVD and ALD Requirement

PUSHING LITHOGRAPHY TO ENABLE ULTIMATE NANO-ELECTRONICS. LUC VAN DEN HOVE President & CEO imec

FUNCTION ANALYSIS REPORT

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!

TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm

SEMICONDUCTOR INDUSTRY ASSOCIATION FACTBOOK

Digital Design and System Implementation. Overview of Physical Implementations

ADC Guide, Part 1 The Ideal ADC

Extending The Life Of 200mm Fabs And The Re-use of Second Hand Tools

Analog, Digital, and Logic

IC Knowledge LLC, PO Box 20, Georgetown, MA Ph: (978) , Fx: (978)

1 Digital EE141 Integrated Circuits 2nd Introduction

CSE 237A Winter 2018 Homework 1

Value Creation of AI in the Manufacturing Industry

(B) The simplest way to measure the light intensity is using a photodiode in the photoconductive mode:

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

Lecture #29. Moore s Law

Oki 2BM6143 Microcontroller Unit Extracted from Casio GW2500 Watch 0.25 µm CMOS Process

The future of lithography and its impact on design

INTRODUCTION TO DIGITAL CONCEPT

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits

VLSI: An Introduction

Status and Prospect for MRAM Technology

Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University

Electronic Circuits EE359A

Nikon Medium Term Management Plan

Unit level 4 Credit value 15. Introduction. Learning Outcomes

VLSI Designed Low Power Based DPDT Switch

Power Management Semiconductors: A Preliminary Look

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

Competitive in Mainstream Products

Silicon Wafer Demand Forecast Update, 4Q03

2010 IRI Annual Meeting R&D in Transition

Electronic Costing & Technology Experts

Engr354: Digital Logic Circuits

Advancing Industry Productivity

Number of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

CMOS Test and Evaluation

ASML Market dynamics. Dave Chavoustie EVP Sales Analyst Day, September 30, 2004

PERPENDICULAR FILM HEAD PROCESSING PERSPECTIVES FOR AREAL DENSITY INCREASES

Course Overview. Course Overview

Low Transistor Variability The Key to Energy Efficient ICs

Lecture Introduction

6.012 Microelectronic Devices and Circuits

Aim. Unit abstract. Learning outcomes. QCF level: 6 Credit value: 15

BASICS: TECHNOLOGIES. EEC 116, B. Baas

Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

HOW TO CONTINUE COST SCALING. Hans Lebon

CELIA SCHAHCZENSKI. FE Exam Review Computers Oct. 18, 2018

Topics. Memory Reliability and Yield Control Logic. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline

UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

BCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th

SOFTWARE-DEFINED RADIO: TECHNOLOGIES AND GLOBAL MARKETS

EECS150 - Digital Design Lecture 2 - CMOS

Announcements. Advanced Digital Integrated Circuits. Project proposals due today. Homework 1. Lecture 8: Gate delays,

DUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014

Silicon VLSI Technology. Fundamentals, Practice and Modeling. Class Notes For Instructors. J. D. Plummer, M. D. Deal and P. B.

Lecture 0: Introduction

Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Introduction

Outline. Introduction on IMEC & IMEC cooperation model. Program Challenges in CMOS scaling

-SQA-SCOTTISH QUALIFICATIONS AUTHORITY HIGHER NATIONAL UNIT SPECIFICATION GENERAL INFORMATION INTRODUCTION TO ANALOGUE AND DIGITAL CIRCUITS

LECTURE 7. OPERATIONAL AMPLIFIERS (PART 2)

STATISTICAL DESIGN AND YIELD ENHANCEMENT OF LOW VOLTAGE CMOS ANALOG VLSI CIRCUITS

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

CS 6135 VLSI Physical Design Automation Fall 2003

18nm FinFET. Lecture 30. Perspectives. Administrivia. Power Density. Power will be a problem. Transistor Count

Lecture 8. MOS Transistors; Cheap Computers; Everycircuit

ATV 2011: Computer Engineering

Digital Integrated Circuits Perspectives. Administrivia

Transistor Digital Circuits

Digital Logic ircuits Circuits Fundamentals I Fundamentals I

Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN

Lecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM

Digital Fundamentals. Logic gates

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

IES Digital Mock Test

CMOS VLSI Design (A3425)

Cypress CY7C PVC USB 2.0 Integrated Microcontroller Process Analysis

EEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis

Micron MT9T Megapixel, ¼ Optical Format, 1.75 µm Pixel Size System-on-Chip (SOC) CMOS Image Sensor

Indicators Point to Sustainable Semiconductor Market Recovery

Transcription:

Study Number MA108-09 August 2009

Copyright Semico Research, 2009. All rights reserved. Reproduction in whole or part is prohibited without permission of Semico. The contents of this report represent the interpretation and analysis of statistics and information that is generally available to the public or released by responsible agencies or individuals, but is not guaranteed as to its accuracy or completeness.

Table of Contents List of Tables... ii List of Figures... v Executive Summary... 1 Methodology... 2 Worldwide Semiconductor Sales Forecast... 3 Worldwide Semiconductor Unit Shipments Forecast... 4 Five-Year Forecasts for Wafer Demand by Device Type... 5 Technology Node, Wafer Size and Process Technology Associations... 6 Five-Year Fab Requirements Forecast by Process Technology... 7 Five-Year Forecast for Discrete Semiconductor Process Fabs Required... 8 Five-Year Forecast for Optoelectronics Process Fabs Required... 9 Five-Year Forecast for Analog Process Fabs Required... 10 Logic Process Fab Forecast... 11 Memory Process Fab Forecast... 12 Finding Used Equipment Sales Opportunities... 13 Semiconductor Manufacturing Categories... 13 Leading Edge Fabs: 300mm, 45nm... 14 Second Generation Fabs: 300mm, 90nm to 45nm... 15 Third Generation Fabs: 200mm, 0.80µm to 0.13 µm... 17 Trailing Edge Fabs: 150mm, > 0.80µm... 18 Third Generation Semiconductor Equipment Sales Opportunities... 19 200mm Equipment Sales to Trailing Edge Manufacturers... 19 Repurposed Third Generation Equipment: 200mm wafers, 0.80µm to.13µm Technology Nodes... 19 Second Generation Opportunities: 300mm Wafers, 90nm to 45nm Technology Nodes... 20 Potential markets... 20 Conclusion... 21 Appendix A... 22 i

List of Tables Table 1: Five-Year Forecast for Used Semiconductor Equipment Coming on the Market... 1 Table 2: 2010 through 2013 Semiconductor Used Equipment Market Forecast. 1 Table 3: Five-Year Forecast for Total Worldwide Semiconductor Units by Device Type... 4 Table 4: Total Worldwide Wafer Demand by Device Type (Thousands of 200 mm Equivalent Wafers)... 5 Table 5: Conversion Factors for Potential Good Die per Wafer by Wafer Size.. 5 Table 6: Technology Node Categories... 6 Table 7: Process Technologies and Associated Device Types... 7 Table 8: Five-Year Wafer Demand Forecast for Discrete Semiconductors by Technology Node and Wafer Size (Thousands of Wafers)... 8 Table 9: Five-Year Forecast for Discrete Semiconductor Fabs Required by Technology Node and Wafer Size (Rounded Up)... 8 Table 10: Five-Year Wafer Demand Forecast for Optoelectronics Semiconductors by Technology Node (Thousands of Wafers)... 9 Table 11: Five-Year Forecast for Optoelectronic Fabs Required by Technology Node and Wafer Size (Rounded Up)... 9 Table 12: Five-Year Wafer Demand Forecast for Analog Semiconductors by Technology Node and Wafer Size (Thousands of Wafers)... 10 Table 13: Five-Year Forecast for Analog Semiconductor Fabs Required by Technology Node and Wafer Size (Rounded Up)... 10 Table 14: Five-Year Wafer Demand Forecast for Logic Process Device Types (Thousands of Wafers)... 11 Table 15: Five-Year Forecast for Logic Process Fabs Required by Technology Node and Wafer Size (Rounded Up)... 11 Table 16: Five-Year Wafer Demand Forecast for Memory Process Device Types (Thousands of Wafers)... 12 Table 17: Five-Year Forecast for Memory Process Fabs Required by Technology Node and Wafer Size (Rounded Up)... 12 ii

Table 18: Leading Edge Fabs Required... 14 Table 19: Second Generation Fabs Required... 15 Table 20: Used Semiconductor Equipment Value per Fab ($US Billions)... 16 Table 21: Second-Generation Used Semiconductor Equipment Market Supply Forecast ($US B)... 16 Table 22: Third Generation Fabs Required... 17 Table 23. Third Generation Used Semiconductor Equipment Market Supply Forecast ($US B)... 17 Table 24: Trailing Edge Fabs Required... 18 Table 25: Additional 150mm Trailing Edge Fabs Required by Year... 19 Table 26: Annual Change in Second Generation Fabs Required... 20 Table 27: Five-Year Forecast for Used Semiconductor Equipment Coming on the Market... 21 Table 28: 2010 through 2013 Semiconductor Used Equipment Market Forecast21 Table A1: Five-Year Wafer Demand Forecast by Process Technology for Discrete Semiconductors (Thousands of 200mm Equivalent Wafers)... 22 Table A2: Five-Year Wafer Demand Forecast by Process Technology for Optoelectronic Semiconductors (Thousands of 200mm Equivalent Wafers)... 22 Table A3: Five-Year Wafer Demand Forecast by Process Technology for Analog Semiconductors (Thousands of 200mm Equivalent Wafers)... 22 Table A4: Five-Year Wafer Demand Forecast by Process Technology for MPUs (Thousands of 200mm Equivalent Wafers)... 22 Table A5: Five-Year Wafer Demand Forecast by Process Technology for MCUs (Thousands of 200mm Equivalent Wafers)... 23 Table A6: Five-Year Wafer Demand Forecast by Process Technology for DSPs (Thousands of 200mm Equivalent Wafers)... 23 Table A7: Five-Year Wafer Demand Forecast by Process Technology for Gate Arrays (Thousands of 200mm Equivalent Wafers)... 23 Table A8: Five-Year Wafer Demand Forecast by Process Technology for Standards Cells (Thousands of 200mm Equivalent Wafers)... 23 iii

Table A9: Five-Year Wafer Demand Forecast by Process Technology for Communications ICs (Thousands of 200mm Equivalent Wafers)... 24 Table A10: Five-Year Wafer Demand Forecast by Process Technology for Computing ICs (Thousands of 200mm Equivalent Wafers)... 24 Table A11: Five-Year Wafer Demand Forecast by Process Technology for Programmable Logic (Thousands of 200mm Equivalent Wafers)... 24 Table A12: Five-Year Wafer Demand Forecast by Process Technology for Digital Bipolar Logic (Thousands of 200mm Equivalent Wafers)... 24 Table A13: Five-Year Wafer Demand Forecast by Process Technology for Other Micrologic (Thousands of 200mm Equivalent Wafers)... 25 Table A14: Five-Year Wafer Demand Forecast by Process Technology for Device Types Manufactured on Logic Processes (Thousands of 200mm Equivalent Wafers)... 25 Table A15: Five-Year Wafer Demand Forecast by Process Technology for DRAM (Thousands of 200mm Equivalent Wafers)... 25 Table A14: Five-Year Wafer Demand Forecast by Process Technology for SRAM (Thousands of 200mm Equivalent Wafers)... 25 Table A15: Five-Year Wafer Demand Forecast by Process Technology for NAND Flash (Thousands of 200mm Equivalent Wafers)... 26 Table A16: Five-Year Wafer Demand Forecast by Process Technology for NOR Flash (Thousands of 200mm Equivalent Wafers)... 26 Table A17: Five-Year Wafer Demand Forecast by Process Technology for Other Non-Volatile Memory (Thousands of 200mm Equivalent Wafers)... 26 Table A18: Five-Year Wafer Demand Forecast by Process Technology for Device Types Manufactured on Memory Processes (Thousands of 200mm Equivalent Wafers)... 26 iv

List of Figures Figure 1: Total Worldwide Semiconductor Sales by Month, January 2007 through May, 2008 ($US B)... 3 Figure 2: Five-Year Forecast for Total Worldwide Semiconductor Sales ($US B)3 Figure 3: Five-Year Forecast for Total Worldwide Semiconductor Unit Shipments (Units in Millions)... 4 Figure 4: Device type manufacturing by equipment generation... 13 Figure 5: Leading Edge Fabs Required... 14 Figure 6: Second Generation Fabs Required... 15 Figure 7: Second-Generation Used Semiconductor Equipment Market Supply Forecast ($US B)... 16 Figure 8: Third Generation Fabs Required... 17 Figure 9: Trailing Edge Fabs Required... 18 v