4-Channel GPS/GLONASS/Galileo/BeiDou/IRNSS/QZSS L1/L2/L3/L5 band RF Front End
|
|
- Roderick Wright
- 5 years ago
- Views:
Transcription
1 SPECIFICATION 1. FEATURES Single conversion super heterodyne receiver Four independent configurable channels, each includes preamplifier, image rejection mixer, IF filter, IFA, 2-bit ADC Signal bandwidth up to 31MHz supports GNSS high precision codes such as P-code in GPS or wideband E5 Galileo Dual adoptable AGC system (RF + IF) or programmable gain High dynamic range with 1dB compression point more than -3dBm Analog differential output with two options of voltage swing.2/.47vp-p and.4/.98vp-p (sine wave/noise) or 2-bit ADC digital output data Two independent fully integrated synthesizers with flexible LO and CLK frequencies selection ( A and B ) Embedded temperature sensor SPI interface with easy-to-use register map Individual status indicators of main subsystems (available in SPI registers) and cumulative status indicator (AOK, available both as a separate pin and in SPI registers) 2. APPLICATIONS GNSS based positioning systems GNSS based goniometric systems In-vehicle navigation systems GNSS based driverless car systems 3. OVERVIEW NT165 is a four-channel RF front end for a simultaneous reception of GPS/GLONASS/Galileo/BeiDou/IRNSS/QZSS Global Navigation Satellite System signals (GNSS) of various frequency bands L1, L2, L3, L5, E1, E5a, E5b, E6, B1, B2, B3. Galileo E5 band as well as BeiDou B1, B2, B3 (phase 3) band can be obtained as entire signal with two channels fed by the same LO and then restored in digital domain to true complex data. As a benefit one can discover wide possibilities of improving the positioning accuracy down to centimeter range without taking RTK technique. Each setting, including output signal frequency bandwidth, AGC options, mirror channel suppression option, etc., can be set for every channel individually. NT165 includes two fully independent frequency synthesizers. Channel#1 and channel#2 are supplied with LO signal generated in PLL A while PLL B is assigned for channels #3 and #4. For specific applications there is an option to feed all four channels with single LO source from PLL A. This powerful toolkit is accompanied with very simple and easy-to-use register map. All the functionality allows application of NT165 in high precision GNSS based positioning, goniometric, driverless car systems and related branches. Ver. 2. June 216
2 4. PINS DESCRIPTION # Name Description 1 GND Ground 2 GND Ground 3 RF2_GND 2 nd channel RF ground 4 5 RF2_GND 2 nd channel RF ground 6 RF2_IN 2 nd channel RF input 7 8 RF2_GND 2 nd channel RF ground 9 RF2_VCC 2 nd channel RF2 LDO output voltage 2.7V 1 MIX2_VCC 2 nd channel MIX2 LDO output voltage 2.7V 11 RS_GND Voltage and current reference source ground PLLA_GND A PLL ground 14 PLLA_VCC PLLA LDO output voltage 2.7V 15 PLLB_VCC PLLB LDO output voltage 2.7V PLLB_GND B PLL ground 18 REF_CUR External high-precision resistor connection 19 MIX3_VCC 3 rd channel MIX4 LDO output voltage 2.7V 2 RF3_VCC 3 rd channel RF3 LDO output voltage 2.7V RF3_GND 3 rd channel RF ground 23 RF3_IN 3 rd channel RF input RF3_GND 3 rd channel RF ground 26 RF3_GND 3 rd channel RF ground 27 GND Ground 28 GND Ground 29 GND Ground 3 GND Ground 31 RF4_GND 4 th channel RF ground RF4_GND 4 th channel RF ground 34 RF4_IN 4 th channel RF input RF4_GND 4 th channel RF ground 37 RF4_VCC 4 th channel RF4 LDO output voltage 2.7V 38 MIX4_VCC 4 th channel MIX4 LDO output voltage 2.7V 39 RF4_GND 4 th channel RF ground 4 TEST Test output; should be opened RO_GND Reference oscillator ground 43 REF_IN Reference frequency input 44 RO_VCC RO LDO output voltage 2.7V V_VCC Supply voltage 3V Ver. 2. page 2 of 18
3 # Name Description IFA4_GND 4 th channel IFA ground 49 IFA4_VCC 4 th channel IFA4 LDO output voltage 2.7V 5 51 IFB4_GND 4 th channel IF buffer & ADC ground 52 IF4_OUTp/MAGN 4 th channel analog output true; 2-bit ADC digital output data MAGN 53 IF4_OUTn/SIGN 4 th channel analog output complement; 2-bit ADC digital output data SIGN 54 IFB4_VCC 4 th channel IFB4 LDO output supply 2.7V 55 IFB4_GND 4 th channel IF buffer & ADC ground 56 GND Ground 57 GND Ground 58 IFB3_GND 3 rd channel IF buffer & ADC ground 59 IFB3_VCC 3 rd channel IFB3 LDO output supply 2.7V 6 IF3_OUTn/SIGN 3 rd channel analog output complement; 2-bit ADC digital output data SIGN 61 IF3_OUTp/MAGN 3 rd channel analog output true; 2-bit ADC digital output data MAGN IFB3_GND 3 rd channel IF buffer & ADC ground 64 IFA3_VCC 3 rd channel IFA3 LDO output voltage 2.7V IFA3_GND 3 rd channel IFA ground 67 CLK_GND CLK management unit ground CLK_VCC CLK LDO output voltage 2.7V 7 CLK_OUT1 Clock frequency analog output true; CMOS output 71 CLK_OUT2 Clock frequency analog output complement CLK_GND CLK management unit ground 74 CLK_GND CLK management unit ground IFA2_GND 2 nd channel IFA ground 77 IFA2_VCC 2 nd channel IFA2 LDO output voltage 2.7V IFB2_GND 2 nd channel IF buffer & ADC ground 8 IF2_OUTp/MAGN 2 nd channel analog output true; 2-bit ADC digital output data MAGN 81 IF2_OUTn/SIGN 2 nd channel analog output complement; 2-bit ADC digital output data SIGN 82 IFB2_VCC 2 nd channel IFB2 LDO output voltage 2.7V 83 IFB2_GND 2 rd channel IF buffer & ADC ground 84 GND Ground 85 GND Ground 86 IFB1_GND 1 st channel IF buffer & ADC ground 87 IFB1_VCC 1 st channel IFB1 LDO output voltage 2.7V 88 IF1_OUTn/SIGN 1 st channel analog output complement; 2-bit ADC digital output data SIGN Ver. 2. page 3 of 18
4 # Name Description 89 IF1_OUTp/MAGN 1 st channel analog output true; 2-bit ADC digital output data MAGN 9 91 IFB1_GND 1 st channel IF buffer & ADC ground 92 IFA1_VCC 1 st channel IFA1 LDO output voltage 2.7V IFA1_GND 1 st channel IFA ground 95 CSN SPI chip select (active low) 96 SCLK SPI clock input 97 MOSI SPI data input 98 MISO SPI data output 99 AOK Cumulative status indicator: 1 valid fail 1 RF1_GND 1 st channel down converter ground 11 MIX1_VCC 1 st channel MIX1 LDO output voltage 2.7V 12 RF1_VCC 1 st channel RF1 LDO output voltage 2.7V RF1_GND 1 st channel RF ground 15 RF1_IN 1 st channel RF input RF1_GND 1 st channel RF ground 18 RF1_GND 1 st channel RF ground 19 GND Ground 11 GND Ground Ver. 2. page 4 of 18
5 5. APPLICATION SCHEMATIC Figure 1: NT165 Application schematic Table 1: External component description Component Nominal value Tolerance Notes С1 1.5 pf Matching network capacitor for L1 band ±5% -- pf Matching network capacitor for L2 band С2 1µF ±2% Supply voltage filter capacitor С3 1µF ±2% Supply voltage filter capacitor С4 1µF ±2% Supply voltage filter capacitor С5 1µF ±2% Supply voltage filter capacitor С6 1µF ±2% Supply voltage filter capacitor С7 1µF ±2% Supply voltage filter capacitor С8 1.5 pf Matching network capacitor for L1 band ±5% -- pf Matching network capacitor for L2 band С9 1.5 pf Matching network capacitor for L1 band ±5% -- pf Matching network capacitor for L2 band Ver. 2. page 5 of 18
6 Component Nominal value Tolerance Notes C1 1µF ±2% Supply voltage filter capacitor С11 1µF ±2% Supply voltage filter capacitor С12* 33pF ±2% Blocking capacitor С13 1µF ±2% Supply voltage filter capacitor C14 1nF ±2% Supply voltage filter capacitor С15 1µF ±2% Supply voltage filter capacitor С16 1µF ±2% Supply voltage filter capacitor С17 1µF ±2% Supply voltage filter capacitor С18 1µF ±2% Supply voltage filter capacitor С19 1µF ±2% Supply voltage filter capacitor С2 1µF ±2% Supply voltage filter capacitor С21 1µF ±2% Supply voltage filter capacitor C22 1µF ±2% Supply voltage filter capacitor C23 1µF ±2% Supply voltage filter capacitor C24 1µF ±2% Supply voltage filter capacitor C25 1µF ±2% Supply voltage filter capacitor C26 1µF ±2% Supply voltage filter capacitor C pf Matching network capacitor for L1 band ±5% -- pf Matching network capacitor for L2 band L1 8.2 nh (Q 4) Matching network inductor for L1 band ±2% 1 nh (Q 4) Matching network inductor for L2 band L2 8.2 nh (Q 4) Matching network inductor for L1 band ±2% 1 nh (Q 4) Matching network inductor for L2 band L3 8.2 nh (Q 4) Matching network inductor for L1 band ±2% 1 nh (Q 4) Matching network inductor for L2 band L4 12 Ω / 1 MHz ±2% Supply voltage filter inductor L5 8.2 nh (Q 4) Matching network inductor for L1 band ±2% 1 nh (Q 4) Matching network inductor for L2 band R kω ±1% High precision resistor R2* 2 Ω ±5% Load resistor R3* 2 Ω ±5% Load resistor R4* 2 Ω ±5% Load resistor R5* 2 Ω ±5% Load resistor Note: * defined depending on PCB construction and purpose 5.1 SERIAL INTERFACE DESCRIPTION NT165 can be configured with standard 4-wire SPI. In addition special pin "AOK" (cumulative status indicator) for tracking unexpected system failure is available. User register map is split up into five parts according to functionality: System Info General settings and status CLK settings Channel settings and status (separate for each channel) PLL settings and status (separate for each PLL) Available settings and statuses are listed below. Full register map or/and special firmware may be provided by NTLab if requested. Ver. 2. page 6 of 18
7 5.1.1 SYSTEM INFO ID number, release GENERAL SETTINGS AND STATUS Mode (standby, synthesizer only, active) TCXO frequency setting (1MHz, 24.84MHz). If other frequency is used, please, contact to NTLab for a solution. LO source (PLL A for channels#1&2 + PLL B for channels#3&4; PLL A for all channels) LPF auto-calibration system execute and status Channel# to be monitored for status (ch#1, ch#2, ch#3, ch#4) Temperature measurement mode (single, continuous) Temperature measurement system execute AOK indicator configuration General Status (AOK, temperature) Selected channel status (RF AGC indicator, RF Gain, IF Gain) CLK SETTINGS CLK C divider ratio (:8, :9 :31) CLK frequency source (PLL A, PLL B ) CLK type (LVDS, CMOS) CLK amplitude (23mV, 34mV, 46mV, 57mV if LVDS type; 1.8V, 2.4V, 2.7V, VCC if CMOS type) CLK output DC level if LVDS type (1.55V, 2.1V, 2.4V, 2.7V) CHANNEL SETTINGS Channel enable Channel GNSS (LSB or USB) IF pass band (7bits, 15.MHz 31.MHz) Output data interface (analog differential output, 2-bit ADC output) IFA output DC level (1.5V, 1.7V, 1.9V, 2V) RF GC mode (manual, auto) IFA GC mode (manual, auto) RF AGC thresholds (3 bits for upper threshold, 3 bits for lower threshold) IF AGC threshold (2mV, 4mV) RF gain in manual mode (4 bits) IF gain in manual mode (1 bits) Channel output load 2 Ohm external resistor (yes, no) ADC output logic-level high (1.8V, 2.4V, 2.7V, VCC) ADC type (asynchronous, clocked by rising edge, clocked by falling edge) PLL SETTINGS AND STATUS PLL enable Frequency band (L1 or L2/L3/L5) N divider ratio (N<8:>) R divider ratio (R<3:>) PLL tuning system execute Status (VCO input voltage comparator, Lock indicator) Ver. 2. page 7 of 18
8 6. OPERATING CHARACTERISTICS 6.1 TECHNICAL CHARACTERISTICS Technology AMS CMOS.35 um Status silicon proven Area 37.5 mm DC ELECTRICAL CHARACTERISTICS The values of electrical characteristics are specified for V cc = 2.85 V to 3.3 V, T A = C. Typical values are at V cc = 3. V, T A =+25 C, unless otherwise specified. Parameter Symbol Condition Value min typ. max Unit Supply voltage V cc V Die temperature measurement range T j C Die temperature measurement accuracy T j - - ±5 - C Mode 1.1/Mode / Mode 2.1/Mode /49. - Current consumption I cc Mode 3.1/Mode /56. - ma Mode 4.1/Mode / Mode 5.1/Mode / Shutdown mode ua Input logic-level low V IL V Input logic-level high V IH -.8V cc - V cc V Output logic-level low V OL I LOAD = 1uA -.4 V Output logic-level high V OH I LOAD = 1uA V cc V cc V Preset 1-1.8/1.7 - Output logic-level high Preset 2-2.4/2.3 - V (ADC output) OH_ADC I LOAD = ma/2ma Preset 3-2.7/2.6 - V Preset 4 - V cc /V cc Output logic-level low (ADC output) V OL_ADC I LOAD =2mA -.4 V Preset IFA output DC level V DC_IFA Preset Preset V Preset Preset Clock output DC level V DC_CLK Preset Preset V Preset Modes: 1. 1 channel (L1 or L2/L3/L5 PLL "A") 2. 2 channels (2 L1 band or 2 L2/L3/L5 PLL "A") 3. 2 channels (1 L1 PLL "A" + 1 L2/L3/L5 PLL "B") 4. 4 channels (4 L1 or L2/L3/L5 PLL "A") 5. 4 channels (2 L1 PLL "A" + 2 L2/L3/L5 PLL "B") *.1. analog differential output, IF AGC threshold = 2mV *.2. 2-bit ADC output, V OH_ADC = 2.7V, C LOAD = 5pF Ver. 2. page 8 of 18
9 6.3 AC ELECTRICAL CHARACTERISTICS The values of electrical characteristics are specified for V cc = 2.85 V to 3.3 V, T A = C. Typical values are at V cc = 3. V, T A =+25 C, unless otherwise specified. Parameter Symbol Condition Value min typ. max Unit Overall Input frequency range F IN L1 band L2/L3/L5 band MHz Reference frequency range F REF - 5 1/ MHz Noise figure NF RF_IN Note 3 L1 band L2/L3/L5 band db 1 db compression point P 1dB_RF_IN Note Note dbm Total gain G MAX db Channel Isolation Ch ISO db Input VSWR VSRW RF_IN 5 Ω L1 band L2/L3/L5 band RF AGC range G RF db IF AGC range G IF db Preamp&MIX Image rejection IR db RF (Preamp&Mixer) max gain G MAX_RF db RF (Preamp&Mixer) min gain G MIN_RF db Preamp gain step G STEP_MIX db LPF&IFA Output frequency range F IF Tunable, assured/not guaranteed 3-31/4 MHz LPF 3dB cut-off frequency F cut_lpf Tunable, assured/not guaranteed 15/11-31/4 MHz IF (LPF&IFA) max gain G MAX_IF db IF (LPF&IFA) min gain G MIN_IF db Sinusoidal/noise signal peakto-peak voltage at the V m Note 4 Preset 1-2/47 - differential linear outputs Preset 2-4/98 - mv Output resistance R out Analog differential output Ohm Group time delay ripple ΔT GD F IF = 3 9MHz, F cut_lpf = 18 MHz - <2 - F IF = 6 18MHz, F cut_lpf = 25 MHz - <15 - ns LPF 3dB cut-off frequency Gain ripple G IR excluded db ADC Resolution R ADC bit Preset 1-1.8/1.7 - ADC output signal level V OH_ADC I LOAD = ma/2ma Preset 2-2.4/2.3 - Preset 3-2.7/2.6 - V Preset 4 - V cc /V cc Synthesizer Reference frequency F REF - 5 1/ MHz Reference input level REF IN Sine or triangle wave Vp-p LO frequency range F LO L1 band L2/L3/L5 band MHz Ver. 2. page 9 of 18
10 Parameter Symbol Condition Value min typ. max Unit VCO frequency range F VCO L1 band L2/L3/L5 band MHz VCO to PFD frequency integer-valued division ratio N Multiple of VCO to CLK frequency integer-valued division ratio C Multiple of Reference frequency to PFD frequency integer-valued R division ratio F PFD= khz F LO = MHz F PFD= 8.28 khz LO phase noise PN LO F LO = MHz F PFD= 1 khz dbc/hz F LO = 159 MHz F PFD= 5 khz F LO = 1235 MHz LO RMS jitter J RMS Integrated BW = 25 MHz ps F LO = MHz Clock frequency range (tunable) Peak-to-peak voltage at the differential clock outputs F CLK V CLK F LO = MHz F LO = 159 MHz F LO = 1235 MHz Preset 1-23/46 - R LOAD = 2/-- Ohm, F CLK < 5 MHz, C load < 1pF Preset 2-34/69 - Preset 3-45/92 - Preset 4-56/113 - PFD frequency range F CMP - 1 1/ MHz Note 1: RFAGC = min gain, IFAGC = min gain Note 2: RFAGC = max gain, IFAGC = min gain Note 3: RFAGC = max gain, IFAGC gain > 3 db Note 4: RMS value measured. V p-p sin = V RMS *2 2; V p-p noise = V RMS *6.6 MHz mv Ver. 2. page 1 of 18
11 Gain, db Gain, db Noise figure, db Noise figure, db VSWR VSWR 7. TYPICAL CHARACTERISTICS C 85 C 6 C C -2 C -4 C C 85 C 6 C C -2 C -4 C Input frequency, MHz Figure 2: Input L1 band Input frequency, MHz Figure 3: Input L2 band C -2 C C 25 C 6 C 85 C C -2 C C 25 C 6 C 85 C Output frequency, MHz Figure 4: Noise L1 band Output frequency, MHz Figure 5: Noise L2 band C 6 C 25 C C -2 C -4 C C 6 C 25 C C -2 C -4 C RF gain code Figure 6: RF gain vs. code Condition: IF gain code 4/ (13 db) /31 IF gain code Figure 7: IF gain vs. code Condition: RF gain code 5 (16 db) Ver. 2. page 11 of 18
12 Gain, db P1dB, dbm Pin, IM3 = 7 db Noise figure, db Noise figure, db NF, db 35 RF gain code 3 RF gain code 5 25 RF gain code 1 RF gain code IF gain code Figure 8: Noise figure vs. IF gain code -5 RF gain code 15-6 RF gain code 1-7 RF gain code 5 RF gain code IF gain code Figure 1: P IM3 = 7 db vs. IF gain code RF gain code 15 RF gain code 1 RF gain code 5 RF gain code Gain, db Figure 9: Noise figure vs. gain Input power, dbm Figure 11: Inband noise figure vs. input power Condition: RF and IF AGC enabled 4 RF gain code RF gain code 1 RF gain code 5 RF gain code RF gain code Rf gain code 15 IF gain code Figure 12: Gain vs. IF gain code IF gain code Figure 13: P1dB vs. IF gain code Ver. 2. page 12 of 18
13 Amplitude, db P1dB, dbm IIP3, dbm Jammer power, dbm L1 band L2 band Jammer frequency, MHz Figure 14: 1dB noise figure desensitization vs. jammer frequency RF AGC = min, IF AGC = min RF AGC = max, IF AGC = min RF AGC = min, IF AGC = min RF AGC = max, IF AGC = min Temperature, C Figure 15: P1dB vs. temperature Temperature, C Figure 16: IIP3 vs. temperature -5-1 LSB USB Output frequency, MHz Figure 17: Frequency response (normalized, typical) Ver. 2. page 13 of 18
14 Amplitude, db Amplitude, db Amplitude, db -2-4 LSB USB Output frequency, MHz Figure 18: Frequency response (normalized) Code (not guaranteed) Code 22; F = 15.1 MHz Code 32; F = 18.1 MHz Code 55; F = 25.1 MHz Code 62; F = 27.1 MHz Code 72; F = 29.6 MHz Code 76; F = 3.8 MHz Code 82; F = 32.4 MHz Code 127 (not guaranteed) Output frequency, MHz -4 C -2 C C 25 C 6 C 85 C Figure 19: Frequency response (normalized) Output frequency, MHz Figure 2: Frequency response (normalized) Condition: LPF cut-off control code 57, F pass band = 25.1 MHz Ver. 2. page 14 of 18
15 6 Channel 1 Channel 2 5 Channel 3 Image rejection, db Channel Output frequency, MHz Figure 21: Typical image rejection characteristic -7-8 PN, dbc/hz Flo = 159 MHz, Fpfd = 1 MHz Flo = 1235 MHz, Fpfd = 5 MHz -12 Flo = MHz, Fpfd = MHz -13 Flo = MHz, Fpfd = 8.28 MHz E+2 1.E+3 1.E+4 1.E+5 1.E+6 1.E+7 1.E+8 Frequency, Hz PN, dbc/hz PN, dbc/hz Figure 22: Typical LO phase noise C 6 C 25 C C -2 C -4 C E+2 1.E+3 1.E+4 85 C 6 C 25 C C -2 C -4 C E+5 1.E+6 Frequency, Hz 1.E+7 1.E+8 Figure 23: LO phase noise Condition: FLO = 159 MHz; Fpfd = 1 MHz Ver E+2 1.E+3 1.E+4 1.E+5 1.E+6 Frequency, Hz 1.E+7 1.E+8 Figure 24: LO phase noise Condition: FLO = 1235 MHz; Fpfd = 5 MHz page 15 of 18
16 PN, dbc/hz PN, dbc/hz C 6 C 25 C C -2 C -4 C E+2 1.E E+4 1.E+5 1.E+6 Frequency, Hz 1.E E+2 1.E+8 1.E+3 1.E+4 1.E+5 1.E+6 Frequency, Hz 1.E+7 1.E+8 Figure 26: LO phase noise Condition: FLO = MHz; Fpfd = 8.28 MHz Voltage, 1V/div Voltage, 1mV/div Figure 25: LO phase noise Condition: FLO = MHz; Fpfd = MHz Time, 5ns/div Time, 2ns/div Figure 28: Typical 2-bit ADC output Condition: without RLOAD; CMOS output Voltage, 1.V/div Voltage, 1.V/div Figure 27: Typical clock output Condition: RLOAD = 2 Ohm; LVDS output; VCLK =.46 V; FCLK = 53 MHz Time, 2ns/div Time, 2ns/div Figure 29: ADC digital output time diagram Condition: LVDS CLK output type; CLK output amplitude.57 V; rising edge ADC clock type Ver C 6 C 25 C C -2 C -4 C -11 Figure 3: ADC digital output time diagram Condition: LVDS CLK output type; CLK output amplitude.57 V; falling edge ADC clock type page 16 of 18
17 Code occurrence, % Isolation, db Voltage, 1.5V/div Voltage, 1.5V/div Time, 2ns/div Figure 31: ADC digital output time diagram Condition: CMOS CLK output type; CLK output amplitude ext. (3. V); rising edge ADC clock type Time, 2ns/div Figure 32: ADC digital output time diagram Condition: CMOS CLK output type; CLK output amplitude ext. (3. V); falling edge ADC clock type Output code Figure 33: Typical channel histogram (2-bit ADC output) Temperature, C Figure 34: Channel isolation vs. temperature Ver. 2. page 17 of 18
18 8. DELIVERABLES Depending on license type IP may include: Datasheet Layout view (GDSII) or blackbox Evaluation kit based on packaged IC Characterization report Schematic or SPICE netlist (.cdl) Integration support REVISION HISTORY From version 1.: Section 3 updated Section 2 "Features" updated Minor changes in "AC/DC electrical characteristics". Ver. 2. page 18 of 18
PRELIMINARY NT Channel GPS/GLONASS/Galileo/BeiDou/IRNSS/QZSS L1/L2/L3/L5 band RF Front End 1. OVERVIEW 2. FEATURES 3.
1. OVERVIEW NT1065 is a four-channel RF front end for a simultaneous reception of GPS/GLONASS/Galileo/BeiDou/IRNSS/QZSS Global Navigation Satellite System signals (GNSS) of various frequency bands L1/L2/L3/L5/E1/E5a/E5b/E6/B1-C/B1I(Q)/B1-2I(Q)/B2/B3.
More informationGPS/Galileo/BeiDou/GLONASS multisystem single-band receiver
GPS/Galileo/BeiDou/GLONASS multisystem single-band receiver SPECIFICATION 1 FEATURES TSMC018 SiGe technology Single conversion superheterodyne receiver Active antenna detector Selectable front end modes:
More informationGPS/Galileo/GLONASS multisystem single-band receiver
SPECIFICATION 1 FEATURES SMIC CMOS 0.18 μm Single conversion superheterodyne receiver Selectable front end modes: IQ GPS/Galileo/GLONASS, IQ GPS/Galileo only, IQ GLONASS only, GPS/Galileo/GLONASS with
More informationMultiband multistandard direct-conversion TV tuner
SPECIFICATION 1 FEATURES TSMC 0.18 um SiGe BiCMOS technology Direct conversion receiver A few number of external components 0.18 um SiGe BiCMOS technology Integrated 75 Ω input matched LNAs Integrated
More informationMultiband multiaimed GPS/Galileo/GLONASS/BeiDou & TV receiver
Multiband multiaimed GPS/Galileo/GLONASS/BeiDou & TV receiver SPECIFICATION 1 FEATURES Overall GPS/Galileo/GLONASS/BeiDou & TV signals simultaneous reception TV only and Navigation only modes A few number
More informationAST-GPSRF. GPS / Galileo RF Downconverter GENERAL DESCRIPTION FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM. Preliminary Technical Data
FEATURES Single chip GPS / Galileo downconverter GPS L1 band C/A code (1575.42 MHz) receiver GALILEO L1 band OS code (1575.42 MHz) receiver 2.7 V to 3.3 V power supply On-chip LNA On-chip PLL including
More informationMHz phase-locked loop
SPECIFICATION 1 FEATURES 50 800 MHz phase-locked loop TSMC CMOS 65 nm Output frequency from 50 to 800 MHz Reference frequency from 4 to 30 MHz Power supply 1.2 V CMOS output Supported foundries: TSMC,
More information50 MSPS 2-bit 2-channel special ADC
SPECIFICATION 1 FEATURES 50 MSPS 2-bit 2-channel special ADC UMC CMOS 180 nm Resolution 2 bit 2-channel Adjustment of threshold levels Adjustment of dc level of thresholds scale Analog supply voltage 3.3
More informationAST-GLSRF GLONASS Downconverter
AST-GLSRF GLONASS Downconverter Document History Sl No. Version Changed By Changed On Change Description 1 0.1 Sudhir N S 17-Nov-2014 Created Contents Features Applications General Description Functional
More informationWide band 3GHz-6GHz phase-locked loop
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm Integer-N phase-locked loop Wide frequency range from 3GHz to 6GHz. Good phase noise perfomance Fully integrated VCO Fully integrated loop filter with ability to
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More information12-Bit 1-channel 4 MSPS ADC
SPECIFICATION 1 FEATURES 12-Bit 1-channel 4 MSPS ADC TSMC CMOS 65 nm Resolution 12 bit Single power supplies for digital and analog parts (2.5 V) Sampling rate up to 4 MSPS Standby mode (current consumption
More information700 MHz to 3000 MHz, Dual Passive Receive Mixer with Integrated PLL and VCO ADRF6614
7 MHz to 3 MHz, Dual Passive Receive Mixer with Integrated PLL and VCO ADRF664 FEATURES RF frequency: 7 MHz to 3 MHz, continuous LO input frequency: 2 MHz to 27 MHz, high-side or lowside injection IF range:
More informationLow voltage LNA, mixer and VCO 1GHz
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationEECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019
EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019 Project: A fully integrated 2.4-2.5GHz Bluetooth receiver. The receiver has LNA, RF mixer, baseband complex filter,
More informationDual-Frequency GNSS Front-End ASIC Design
Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications
More information700 MHz to 3000 MHz Dual Passive Receive Mixer with Integrated PLL and VCO ADRF6612
7 MHz to 3 MHz Dual Passive Receive Mixer with Integrated PLL and VCO ADRF662 FEATURES RF frequency: 7 MHz to 3 MHz, continuous LO input frequency: 2 MHz to 27 MHz, high-side or lowside injection IF range:
More information30 ma flash LDO voltage regulator (output voltage 1.8 ± 0.2 V)
SPECIFICATION 1 FEATURES Global Foundries CMOS 55 nm Low drop out Low current consumption Two modes operations: Normal, Economy Mode operation Bypass No discrete filtering capacitors required (cap-less
More information1GHz low voltage LNA, mixer and VCO
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationPackage and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol
Low Power ASK Transmitter IC HiMARK Technology, Inc. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
More informationKeywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System
Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's
More informationInteger-N Clock Translator for Wireline Communications AD9550
Integer-N Clock Translator for Wireline Communications AD955 FEATURES BASIC BLOCK DIAGRAM Converts preset standard input frequencies to standard output frequencies Input frequencies from 8 khz to 2 MHz
More informationRF9986. Micro-Cell PCS Base Stations Portable Battery Powered Equipment
RF996 CDMA/TDMA/DCS900 PCS Systems PHS 500/WLAN 2400 Systems General Purpose Down Converter Micro-Cell PCS Base Stations Portable Battery Powered Equipment The RF996 is a monolithic integrated receiver
More informationMAX2387/MAX2388/MAX2389
19-13; Rev 1; /1 EVALUATION KIT AVAILABLE W-CDMA LNA/Mixer ICs General Description The MAX37/MAX3/ low-noise amplifier (LNA), downconverter mixers designed for W-CDMA applications, are ideal for ARIB (Japan)
More information7 GHz INTEGER N SYNTHESIZER CONTINUOUS (N = ), NON-CONTINUOUS (N = 16-54) Features
HMC99LP5 / 99LP5E CONTINUOUS (N = 5-519), NON-CONTINUOUS (N = 1-54) Typical Applications The HMC99LP5(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet
More informationFeatures. FREQUENCY 900MHz 1950MHz 2450MHz NF (db) NF (db) IIP3 (dbm) GAIN (db)
EVALUATION KIT AVAILABLE MAX// to.ghz, Low-Noise, General Description The MAX// miniature, low-cost, low-noise downconverter mixers are designed for lowvoltage operation and are ideal for use in portable
More informationFrequently Asked Questions DAT & ZX76 Series Digital Step Attenuators
Frequently Asked Questions DAT & ZX76 Series Digital Step Attenuators 1. What is the definition of "Switching Control Frequency"? The switching control frequency is the frequency of the control signals.
More informationTANK+ VRLO TANK- GND MAX2104 CPG2 CPG1 RFOUT IDC+ XTLOUT TQFP. Maxim Integrated Products 1
19-1431; Rev 4; 6/05 Direct-Conversion Tuner IC for General Description The low-cost direct-conversion tuner IC is designed for use in digital direct-broadcast satellite (DBS) television set-top box units.
More information12-bit 50/100/125 MSPS 1-channel ADC
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm High speed pipelined ADC Resolution 12 bit Conversion rate 50/100/125 MHz Different power supplies for digital (1.2 V) and analog (1.2 V) parts Low standby current
More informationPT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
More informationOBSOLETE FUNCTIONAL BLOCK DIAGRAM V DD 1 V DD 1 V P 2 V P 11-BIT IF B-COUNTER 6-BIT IF A-COUNTER 14-BIT IF R-COUNTER 14-BIT IF R-COUNTER
a FEATURES ADF4216: 550 MHz/1.2 GHz ADF4217: 550 MHz/2.0 GHz ADF4218: 550 MHz/2.5 GHz 2.7 V to 5.5 V Power Supply Selectable Charge Pump Currents Selectable Dual Modulus Prescaler IF: 8/9 or 16/17 RF:
More informationIntermediate Frequency Receiver, 800 MHz to 4000 MHz HMC8100LP6JE
2 3 6 7 8 9 39 32 3 FEATURES High linearity: supports modulations to 2 QAM Rx IF range: 8 MHz to MHz Rx RF range: 8 MHz to MHz Rx power control: 8 db SPI programmable bandpass filters SPI controlled interface
More informationRDA1845 SINGLE CHIP TRANSCEIVER FOR WALKIE TALKIE. 1. General Description. Rev.1.0 Feb.2008
RDA1845 SINGLE CHIP TRANSCEIVER FOR WALKIE TALKIE Rev.1.0 Feb.2008 1. General Description The RDA1845 is a single-chip transceiver for Walkie Talkie with fully integrated synthesizer, IF selectivity and
More informationLow - pass filter with frequency adjustment system SPECIFICATION
Low - pass filter with frequency adjustment system SPECFCATON 1 FEATURES SMC CMOS 0.18µm Wide cut-off frequency adjustment range (1MHz 200MHz) Low group delay time ripple vs. frequency (3.5ns) Low pass
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The HMC440QS16G(E)
More informationRX3400 Low Power ASK Receiver IC. Description. Features. Applications. Block Diagram
Low Power ASK Receiver IC Princeton Technology Corp. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
More information19MHz to 250MHz Low Phase-Noise XO PAD CONFIGURATION
FEATURES < 0.6ps RMS phase jitter (12kHz to 20MHz) at 155.52MHz 30ps max peak to peak period jitter 8bit Switch Capacitor for ±50PPM crystal CLoad tuning о Load Capacitance Tuning Range: 8pF to 12pF Ultra
More informationGHz Upconverter/ Downconverter. Technical Data H HPMX-5001 YYWW XXXX ZZZ HPMX-5001
1.5 2.5 GHz Upconverter/ Downconverter Technical Data HPMX-5001 Features 2.7 V Single Supply Voltage Low Power Consumption (60 ma in Transmit Mode, 39 ma in Receive Mode Typical) 2 dbm Typical Transmit
More informationPhase frequency detector and charge pump SPECIFICATION
Phase frequency detector and charge pump SPECIFICATION 1 FEATURES TSMC018 SiGe BiCMOS Input signals with low amplitude Low disbalance of output current High accuracy Supported foundries: TSMC, UMC, Global
More information12-bit 140 MSPS IQ DAC
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm Resolution 12 bit Current-sinking DAC Different power supplies for digital (1.2 V) and analog parts (2.5 V) Sampling rate up to 140 MSPS Optional internal differential
More informationLNAs with Step Attenuator and VGA
19-231; Rev 1; 1/6 EVALUATION KIT AVAILABLE LNAs with Step Attenuator and VGA General Description The wideband low-noise amplifier (LNA) ICs are designed for direct conversion receiver (DCR) or very low
More informationPLLIN- PLLIN+ MOD- MOD+ LODIVSEL IOUT+ IOUT- QOUT+ QOUT- RFBAND FLCLK. Maxim Integrated Products 1
19-1627; Rev 3; 6/05 DBS Direct Downconverter General Description The low-cost, direct-conversion tuner IC is designed for use in digital direct-broadcast satellite (DBS) television set-top box units and
More information1.2 Gbps LVDS transmitter/receiver
SPECIFICATION 1 FEATURES TSMC CMOS 180 nm 3.3 V power supply 1.2 Gbps (DDR MODE) switching rates (600 MHz) Half-duplex or full-duplex operation mode Conforms to TIA/EIA-644 LVDS standards without hysteresis
More informationDescription. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz
PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs
More informationReconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS
Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS A. Pizzarulli 1, G. Montagna 2, M. Pini 3, S. Salerno 4, N.Lofu 2 and G. Sensalari 1 (1) Fondazione Torino Wireless,
More informationData Sheet SC5317 & SC5318A. 6 GHz to 26.5 GHz RF Downconverter SignalCore, Inc. All Rights Reserved
Data Sheet SC5317 & SC5318A 6 GHz to 26.5 GHz RF Downconverter www.signalcore.com 2018 SignalCore, Inc. All Rights Reserved Definition of Terms 1 Table of Contents 1. Definition of Terms... 2 2. Description...
More informationGeneral Description. Features. Applications. Ordering Information
EVALUATION KIT AVAILABLE MAX2852 General Description The MAX2852 is a single-chip RF receiver IC designed for 5GHz wireless applications. The IC includes all circuitry required to implement a complete
More informationLow-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
More informationHMC705LP4 / HMC705LP4E
Typical Applications Features The HMC75LP4(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet Clock Generation Test Equipment Functional Diagram Ultra Low
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationPART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC
19-1331; Rev 1; 6/98 EVALUATION KIT AVAILABLE Upstream CATV Driver Amplifier General Description The MAX3532 is a programmable power amplifier for use in upstream cable applications. The device outputs
More informationIntermediate Frequency Receiver, 800 MHz to 4000 MHz HMC8100LP6JE
11 12 13 14 1 16 17 18 19 2 4 39 32 31 FEATURES High linearity: supports modulations to 124 QAM Rx IF range: 8 MHz to 2 MHz Rx RF range: 8 MHz to 4 MHz Rx power control: 8 db SPI programmable bandpass
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationSA620 Low voltage LNA, mixer and VCO 1GHz
INTEGRATED CIRCUITS Low voltage LNA, mixer and VCO 1GHz Supersedes data of 1993 Dec 15 2004 Dec 14 DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance
More informationRX3400 Low Power ASK Receiver IC. Description. Features. Applications. Block Diagram
Low Power ASK Receiver IC the wireless IC company HiMARK Technology, Inc. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to
More informationICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
More informationGNSS LOW NOISE AMPLIFIER GaAs MMIC
GNSS LOW NOISE AMPLIFIER GaAs MMIC GENERAL DESCRIPTION NJG1130KA1 is a low noise amplifier GaAs MMIC designed for GNSS (Global Navigation Satellite Systems). The LNA offers excellent low noise figure,
More informationICS663 PLL BUILDING BLOCK
Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO)
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
FRACTIONAL-N PLL WITH INTEGRATED VCO, 80-80 MHz Features RF Bandwidth: 80 to 80 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution
More informationPT7C4502 PLL Clock Multiplier
Features Low cost frequency multiplier Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of 4-50 MHz Output clock frequencies up to 180 MHz Period jitter 50ps (100~180MHz)
More informationDS H01 DIGITAL SYNTHESIZER MODULE SYSTEM SOLUTIONS. Features Applications 174 x 131 x 54 mm. Technical Description
DS H01 The DS H01 is a high performance dual digital synthesizer with wide output bandwidth specially designed for Defense applications where generation of wideband ultra-low noise signals along with very
More informationHMC4069LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram
Typical Applications The HMC4069LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra
More informationLow-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1
FEATURES 2 LVCMOS Outputs Input/Output Frequency: 1MHz to 150MHz Supports LVCMOS or Sine Wave Input Clock Extremely low additive Jitter 8 ma Output Drive Strength Low Current Consumption Single 1.8V, 2.5V,
More informationHMC3716LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram
Typical Applications The HMC3716LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra
More information120 to 950 MHz Phase-locked loop frequency synthesizer SPECIFICATION
SPECFCATN 1 FEATURES ihp SiGe BiCMOS 0.25 um Wide frequency (120 to 950 MHz) Operating frequency selection using external components Built-in switched capacitor sections for VCO frequency adjustment Low
More informationHMC1044LP3E. Programmable Harmonic Filters - SMT. Functional Diagram. General Description
Typical Applications The HMC144LP3E is ideal for wideband transceiver harmonic filtering applications including: Filtering lo Harmonics to Reduce Modulator Sideband Rejection & Demodulator Image Rejection
More informationADS9850 Signal Generator Module
1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced
More informationFlexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet AD9553
Flexible Clock Translator for GPON, Base Station, SONET/SDH, T/E, and Ethernet AD9553 FEATURES Input frequencies from 8 khz to 70 MHz Output frequencies up to 80 MHz LVPECL and LVDS (up to 200 MHz for
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationDigital Step Attenuator
Surface Mount Digital Step Attenuator 50Ω 0 to 31.5, 0.5 Step DC to 4.0 GHz DAT-31R5A+ Series The Big Deal Wideband, operates up to 4 GHz Immune to latchup High IP3, 52 m CASE STYLE: DG983-2 Product Overview
More informationPI6CX201A. 25MHz Jitter Attenuator. Features
Features PLL with quartz stabilized XO Optimized for MHz input/output frequency Other frequencies available Low phase jitter less than 30fs typical Free run mode ±100ppm Single ended input and outputs
More informationEVALUATION KIT AVAILABLE GPS/GNSS Low-Noise Amplifier. Pin Configuration/Functional Diagram/Typical Application Circuit MAX2659 BIAS
19-797; Rev 4; 8/11 EVALUATION KIT AVAILABLE GPS/GNSS Low-Noise Amplifier General Description The high-gain, low-noise amplifier (LNA) is designed for GPS, Galileo, and GLONASS applications. Designed in
More informationPower Management Unit
SPECIFICATION 1 FEATURES ihp SG25H4 SiGe BiCMOS 0.25 um Bandgap voltage source 1.12 V Constant current source 500 Hz to 140 khz frequency generator Standby mode Supported foundries: TSMC, UMC, Global Foundries,
More informationSYN501R Datasheet. ( MHz Low Voltage ASK Receiver) Version 1.0
SYN501R Datasheet (300-450MHz Low Voltage ASK Receiver) Version 1.0 Contents 1. General Description... 1 2. Features... 1 3. Applications... 1 4. Typical Application... 2 5. Pin Configuration... 2 6. Pin
More informationEVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs. Typical Operating Circuit. 10nH 1000pF MAX2620 BIAS SUPPLY
19-1248; Rev 1; 5/98 EVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small
More informationHigh IP3 Low-Noise Amplifier
EVALUATION KIT AVAILABLE General Description The low-cost, high third-order intercept point (IP3) low-noise amplifier (LNA) is designed for applications in 2.4GHz WLAN, ISM, and Bluetooth radio systems.
More informationGNSS LOW NOISE AMPLIFIER
GNSS LOW NOISE AMPLIFIER GENERAL DESCRIPTION The NJG11KA1 is a low noise amplifier GaAs MMIC designed for GNSS (Global Navigation Satellite Systems). This amplifier achieves high gain and a good balance
More informationTechnical Data IFD IFD-53110
Silicon Bipolar MMIC 3.5 and 5.5 GHz Divide-by- Static Prescalers Technical Data IFD-53 IFD-53 Features Wide Operating Frequency Range: IFD-53:.5 to 5.5 GHz IFD-53:.5 to 3.5 GHz Low Phase Noise: -3 dbc/hz
More informationM2040 FREQUENCY TRANSLATION PLL WITH AUTOSWITCH
GENERAL DESCRIPTION The is a VCSO (Voltage Controlled SAW Oscillator) based clock generator PLL designed for clock protection, frequency translation and jitter attenuation in fault tolerant computing applications.
More informationDigital Step Attenuator
Surface Mount Digital Step Attenuator 50Ω 0 to 31.5, 0.5 Step DC to 4.0 GHz DAT-31R5A+ Series The Big Deal Wideband, operates up to 4 GHz Immune to latchup High IP3, 52 m CASE STYLE: DG983-2 Product Overview
More informationLOW PHASE NOISE CLOCK MULTIPLIER. Features
DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using
More information<180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2
Features RF Bandwidth: Maximum Phase Detector Rate 1 MHz Ultra Low Phase Noise -11 dbc/hz in Band Typ. Figure of Merit (FOM) -227 dbc/hz Typical Applications Cellular/4G Infrastructure Repeaters and Femtocells
More informationDual RF/IF PLL Frequency Synthesizers ADF4210/ADF4211/ADF4212/ADF4213
a FEATURES ADF4210: 550 MHz/1.2 GHz ADF4211: 550 MHz/2.0 GHz ADF4212: 1.0 GHz/2.7 GHz ADF4213: 1.0 GHz/3 GHz 2.7 V to 5.5 V Power Supply Separate Charge Pump Supply (V P ) Allows Extended Tuning Voltage
More informationIntermediate frequency amplifier
SPECFCATN 1 FEATURES ntermediate frequency amplifier SMC CMS 0.18 um Wide gain range (0 62 db) Low input noise figure Low group delay time ripple vs. frequency and gain Digital and analog output modes
More information27pF TO ADC C FILTER (OPTIONAL) Maxim Integrated Products 1
19-215; Rev 6; 9/6 EVALUATION KIT AVAILABLE RF Power Detectors in UCSP General Description The wideband (8MHz to 2GHz) power detectors are ideal for GSM/EDGE (MAX226), TDMA (MAX227), and CDMA (MAX225/MAX228)
More information10MHz to 500MHz VCO Buffer Amplifiers with Differential Outputs
19-4797; Rev 0; 2/99 EVALUATION KIT MANUAL FOLLOWS DATA SHEET 10MHz to 500MHz VCO Buffer Amplifiers General Description The / are flexible, low-cost, highreverse-isolation buffer amplifiers for applications
More information24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications
Features RF Bandwidth: 1815 to 2010 MHz Ultra Low Phase Noise -110 dbc/hz in Band Typ. Figure of Merit (FOM) -22 dbc < 180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in
More informationMilitary End-Use. Phased Array Applications. FMCW Radar Systems
Features RF Bandwidth: 9.05 ghz to 10.15 ghz Fractional or Integer Modes Ultra Low Phase Noise 9.6 ghz; 50 MHz Ref. -106 / -102 dbc/hz @ 10 khz (Int / frac) dbc/hz @ 1 MHZ (Open Loop) Figure of Merit (FOM)
More information<180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2
Features RF Bandwidth: Maximum Phase Detector Rate 1 MHz Ultra Low Phase Noise -11 dbc/hz in Band Typ. Figure of Merit (FOM) -227 dbc/hz Typical Applications Cellular/4G, WiMax Infrastructure Repeaters
More informationICS PLL BUILDING BLOCK
Description The ICS673-01 is a low cost, high performance Phase Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationLow-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L
FEATURES 3 LVCMOS Outputs 12mA Output Drive Strength Input/Output Frequency: o Reference Clock: 1MHz to 150MHz Supports LVCMOS or Sine Wave Input Clock Very Low Jitter and Phase Noise Low Current Consumption
More informationICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
More informationLow-Jitter, Precision Clock Generator with Four Outputs
19-5005; Rev 0; 10/09 EVALUATION KIT AVAILABLE General Description The is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a
More informationHMC705LP4 / HMC705LP4E
HMC75LP4 / HMC75LP4E v4.212 Typical Applications Features The HMC75LP4(E) is ideal for: Satellite Communication Systems Point-to-Point Radios Military Applications Sonet Clock Generation Test Equipment
More informationJDVBS COMTECH TECHNOLOGY CO., LTD. SPECIFICATION
1.SCOPE Jdvbs-90502 series is RF unit for Japan digital Bs/cs satellite broadcast reception. Built OFDM demodulator IC. CH VS. IF ISDB-S DVB-S CH IF CH IF BS-1 1049.48 JD1 1308.00 BS-3 1087.84 JD3 1338.00
More informationDual Low Power Frequency Synthesizers ADF4217L/ADF4218L/ADF4219L
a FEATURES Total I DD : 7 ma Bandwidth/RF 3 GHz ADF427L/ADF428L, IF GHz ADF429L, IF GHz 26 V to 33 V Power Supply 8 V Logic Compatibility Separate V P Allows Extended Tuning Voltage Selectable Dual Modulus
More informationICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET ICS663 Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationS Low Phase Jitter 0.34psRMS (12kHz to 20MHz) 0.14psRMS (1.875MHz to 20MHz)
19-55; Rev 1; 6/1 Low-Jitter Clock Generator General Description The is a high-performance, precision phaselocked loop (PLL) clock generator optimized for nextgeneration high-speed Ethernet applications
More information