DWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark
|
|
- Allison Lee
- 6 years ago
- Views:
Transcription
1 DWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark INTRODUCTION A simple 10-cell RL-TL test circuit has been simulated using two completely different simulators: Microcap10 (MC10, evaluation version) and DWS. The first one is a classical Nodal Analysis Spice family simulator with a good model for Transmission Lines (TL). DWS (Digital Wave Simulator) is based on completely different DSP algorithms (Digital Wave Network equivalent) (Ref.1,2). The RL-TL 10-cell circuit has been chosen because this class of circuits is used to model skin effect losses of physical interconnects with particular reference to coaxial cables. The number of cascaded cells has been chosen in order to be manageable by the evaluation version of MC10 that is limited to a maximum of 50 circuit elements. To be sure of the perfect equality of the benchmark circuit for the two simulators, its netlist (link model only), extracted by Spicy SWAN (Ref. 2,3) has been imported in MC10 and then back to a DWS engine running locally on the same PC. This PC is equipped with both simulators (DWS,MC10) and with a Chrome WEB 1
2 browser to run Spicy SWAN. Spicy SWAN can be used on the Ipad as well. The DWS simulations have been performed using both Spicy SWAN Web browser version and a local DWS application running on a I7 PC. Due to growing importance of multi-gigabit/s models for cables, the test circuit has been simulated in time domain over a very large bandwidth of stimulus signals like 1ps ramp, unit step and multi-gigahertz frequency sources. 2
3 RL-TL CELL Figure1 shows two possible DWS models of the basic RL-TL cell used in this benchmark. In the link model the inductor is modeled as a 2-port unit-delay ( one time-step, Ref. 1) Transmission Line (TL). Using the stub model the inductor is modeled by a shorted stub TL of delay equal to time-step/2 connected in parallel to the resistor R1 by means a series adaptor AS0. This second model corresponds to the trapezoidal integration rule (Ref.1). 3
4 Figure 1: Unit RL-TL cell structures for SWAN/DWS RAMP INPUT Figure 2 shows the SWAN/DWS circuit used to evaluate the simulation error comparing the waveforms of the two models in the case of a chain of 10 RL-TL cells with a 1 ps ramp input. The error has been evaluated at different simulation time steps in the range from 50 attoseconds to 1 femtosecond in a window of 200ps. Figure 2: 10-cell RLTL circuit used for evaluation of simulation errors (1ps ramp input) Figures 3 and 4 show the waveforms related to circuit of Figure 2 for two different simulation time steps (10 femtoseconds and 50 4
5 attoseconds). The difference (error) between models is less than 5mVpp for tstep=10 femtoseconds and less than 1.2uVpp for tstep=.05 fs. The error peak is located in correspondence of the output edge. As known the behavior of integration error is proportional to the square of simulation time step. In fact with a time step ratio of 10/.05=20, the max error ratio is 5mV/1.2uV= is about the square of 20. Due to two completely different integration methods (link and stub) and to error behavior, the results of fig.3 can be taken as "golden" reference waveform with an approximation in the order of 1uV. This consideration is very important when evaluating MC10 results. Another important consideration has to be made about time step choice criterion. Dealing with TLs, to keep the TL propagation delay quantization error to a minimum, simulation time step has to be an integer sub-multiple of TL delays. In our circuit the cell TL delay is 10ps, so any sub-multiple of 10ps is a good choice for modeling TLs. This rule apply for both DWS and MC10. MC10 has the advantage over traditional Spice versions of "fixed time step " feature, so that the comparison of results (accuracy and simulation times) with DWS can be performed working at the same simulation step for both simulators. 5
6 Figure 3: Waveforms of circuit of Fig. 2 with simulation time step= 10fs. Lower group is a detail of the output edge. Bottom waveforms are the differences between models at the input and output respectively. 6
7 Figure 4: Waveforms of circuit of Fig. 2 with simulation time step= 50 attoseconds (.05 fs). Lower group is a detail of the output edge. Bottom waveforms are the differences between models at the input and output respectively. In the following figures from 5 to 8 the waveforms at the input and output of the chain of RL-TL cells for a 1ps ramp input stimulus are shown. The simulations were carried at the same time step for both simulators. In the panoramic view of Figure 5 it is possible to notice a difference on the input voltages in the 0-200ps time window. MC shows a peak at the input edge not visible in the DWS (reference) waveform. Zoomed views are shown in the following figures. The distortion of the ramp behavior in the MC10 simulation is evident and it is highlighted by the yellow area (Fig.6 and 7). DWS simulation agrees with the theoretical behavior because in the first 2ps the first inductance of the chain acts 7
8 like a open circuit (Time constant=lcell/r cell= 10 ph/1 ohm=10ps) so that the incident wave sees a 1 ohm resistance in series the first tract of TL (50ohm, 10ps). Figure 7 highlights the difference in chain's output edge, where the theoretically correct response of DWS (1ps ramp attenuated by the 10 ohm sum of series resistances) is replaced by a smoothed and delayed behavior. Even reducing the MC10 time step these differences don't disappear. Figure 5: Comparison between MC10 (upper) and DWS (lower) waveforms for a 1ps ramp input at 1fs time-step on a 200ps window. 8
9 Figure 6: Comparison between MC10 and DWS: detail of input voltage edges for a 1ps ramp input at 5fs time-step on a 2ps window. In yellow the difference is highlighted. Figure 7: : Comparison between MC10 and DWS: detail of chain output voltage edge for a 1ps ramp on a 2ps (100ps to 102ps) window. In yellow the difference is highlighted. 9
10 In Figure 8 DWS simulation shows a first "tooth" with decaying value (with the 10ps RL time constant) in the first 20ps. This first tooth is not present in the MC10 simulation, and is replaced by a narrow peak not explainable with circuit theory. MC10 simulation shows a total of 9 "saw-teeth" versus 10 of DWS corresponding to 10 RL-TL cells. Figure 9 shows previous MC10 results with different time-steps (1-500fs). The first saw-tooth is missing in all waveforms. Figure 8: Comparison between MC10 and DWS: detail of chain input voltage for a 1ps ramp on a 200ps window. Y scale : Ymin=1V Ymax=1.012V Figure 9 : MC10, detail of chain input voltage for a 1ps ramp on a 50ps window. Four different time steps have been used (1,10,100,500fs). 10
11 STEP INPUT The circuit of Figure 2 has been utilized for a step input comparative benchmark by simply replacing the ramp generator with an ideal step generator. To keep the simulation error to a minimum, femtosecond range time steps have been utilized in both simulators over a 200ps time window. Figures 10 and 11 shows the comparisons of MC10 versus DWS responses at the input and at the output of the RL-TL chain respectively. DWS step response (1 fs time-step) complies with theoretical behavior while MC10 shows aberrations: peaked response at the input and edge dispersion at the output. Even in this case MC10 behavior practically doesn't change reducing the time -step. Figure 10: Comparison between MC10 (left) and DWS (right): detail of input voltage edges for a step input at 1fs time-step on a 1ps window. In yellow the difference is highlighted. Figure 11: : Comparison between MC10 and DWS: detail of chain output voltage edges for a step input at 1fs timestep on a 1ps window (100ps-101ps). In yellow the difference is highlighted. 11
12 MISMATCHED CONFIGURATION Circuit of Fig.2 has been utilized in a mismatched case, setting the generator's resistances R2 and R3 to 10 ohm and termination resistances R0, R1 to 10Gigaohm. Following Figures 12 and 13 show the comparison between MC10 and DWS results in this mismatched situation. Figure 12: Comparison between MC10 (upper) and DWS (lower) of chain's I/O waveforms in the mismatched case (1ps ramp input). X axis 0-4ns, Y axis 0 4V. Figure 13: Comparison between MC10 (left ) and DWS (right) output waveform details in the mismatched case (1ps ramp input). X axis 500ps - 700ps, Y axis 2.97V-3.21V. 12
13 Even if the overall waveform behavior seems roughly equivalent, the zoomed view of Fig. 13 clearly shows differences: In MC10 waveform peaks are clearly evident at "saw-tooth" reflections as well at the final falling edge. These peaks are not visible in DWS results. SINUSOIDAL INPUT A further comparative test has been carried out using the circuit of Fig.2 replacing the ramp generators with a 1Thz (period=1ps) sinusoidal sources of 2V amplitude. In the following Figures 14 and 15 the results of this test are shown. Figure 14: MC10 results at the input (blue) and output (red) of the RL-TL chain in case of 2V peak amplitude and 1 Thz frequency sinusoidal input ps time window. Figure 15: DWS results at the input (green) and output (red) of the RL-TL chain in case of 2V peak amplitude and 1 Thz frequency sinusoidal input ps time window. Here both stub model and link model results are superimposed. 1fs time step. 13
14 Figure 16 : MC10 (upper) and DWS (lower) zoomed view of I/O of the RL-TL chain in case of 2V peak amplitude and 1 Thz frequency sinusoidal input. About 3 periods of 1ps each are shown. From previous Figures 14, 15 and 16 the differences between MC10 and DWS results are clearly visible. MC10 (Fig. 14,16) shows a 1.4V peak amplitude at input port and a.8v peak amplitude at the output port, with an unrealistic signal attenuation. This behavior is perfectly in line with the MC10 step response of Figures 10 and 11 showing a wrong peaked input and a smoothed output. DWS (Fig. 15,16) shows the correct slight increase of the signal at the input in steps of 20ps due to backward reflections of the cells. The output amplitude is about.9v peak, in line with the theoretical value. In fact, the attenuation at this frequency is due to 10 ohm total series resistance partition with 50 ohm termination resistors. From Fig. 16 even a different I/O relative phase relationship between MC10 and DWS is clearly visible. At 1Thz the inductances act like open circuits, so input and 14
15 output must be in phase because the total delay of 100ps is a multiple of the waveform period (1ps). This can be easily verified in the SWAN/DWS result (Fig.16, lower waveform) but not in the MC10 result (Fig.16, upper waveform) where a phase shift of the output is clearly visible. FREE OSCILLATIONS TEST COMPARISON Another comparative test has been carried out using the circuit of Fig.2 with the 1ps ramp input in a fully mismatched configuration, with the generator resistance set to 0 ohms and RL-TL chain termination set to 10 Gigaohms. In this conditions the waves going back and forth on the chain of cells cause 5Ghz (period=200ps) decaying oscillations. This is a good test for transmission lines (Ref.9). DWS waveform maximum absolute error is 1uV peak as shown in Figure 18. Figure 17 clearly shows that MC10 oscillations are less damped than DWS. The residual amplitude at 100ns is about 500mVpp (DWS) compared to about 650mVpp (MC10). This means that the relative amplitude error of MC10 is about +30% at 100ns (fixed simulation time step of 20fs). Figure 29 shows the evolution of V-I free oscillation trajectories with Xaxis: chain output voltage and Y axis: chain input current. Both link and stub model trajectories are shown superimposed (Ref 9). Figure 17 :Free Oscillations test for a fully mismatched configuration on a 100ns time window, chain's output : MC10 result on the left, DWS (stub model) on the right. TSTEP=20fs. 15
16 Figure 18: Absolute error of DWS simulation (stub model) at TSET=20fs as difference between output waveforms obtained with 20fs and 5fs time steps Figure 19: V-I free oscillation trajectories, DWS at 20fs tstep: Xaxis: chain output voltage Y axis: chain input current. Both link model (black)trajectory and stub model (brown) are shown. 16
17 MEASURED SIMULATION TIMES A comparison between simulation elapsed time of MC10 versus DWS has been carried out in several situations on the same machine (PC with I7 quad core CPU) using the same time step (for MC10 max and/or fixed). One typical example is that of circuit of Fig.2 for DWS (two different chains) and the extracted single-chain RL-TL circuit for MC10. In this situation, for a time window of 200ps, the results are the following: MC10 (only one RL-TL chain) Only max time step set to 1 fs Both max t-step and fixed t-step set to 1fs sim elapsed time = 125sec sim elapsed time = 160sec DWS (two RL-TL chains, Fig.2) DWS sim time-step= set to 1fs sim elapsed time =.5 sec Comparing these results DWS shows a speed up factor at equal fixed tstep (similar accuracy) that is about 320X with respect MC10. Taking into account that circuit complexity of DWS is more than doubled (Fig.3) with respect MC10 circuit DWS/MC10 speed up factor can be evaluated to be more than 500X. 17
18 CONCLUDING REMARKS From the previous comparative benchmark it is evident that MC10, despite having a Transmission Line model better than conventional Spice versions using a lumped LC equivalent (Ref.6), shows some problems on output waveform behavior at high frequency. In some situations, simulated waveforms seem roughly similar to those obtained from DWS, but several important details don't match. Even trying to use lower simulation time steps or other simulation options as choosing a different integration method (Gear instead of Trapezoidal rule etc.) offered by MC10, these results don't change appreciably. The free oscillations simulation test (Ref.9) gives a response that is less damped than the reference waveform. DWS results can be taken as exact reference because are obtained from two different implementations (link and stub models) with sub-femtosecond simulation time steps. These results show an absolute error in the order of micro volts and are perfectly in line with theoretical results. DWS error can be easily evaluated as difference between two simulations performed using different time steps. The elapsed simulation times of DWS are about 500 times faster than MC10. This performance is particularly appreciable when simulating complex circuital models of interconnects requiring hundreds or even thousands cells at low time steps. Moreover DWS supports the BTM (Behavioral Time Modeling, Ref.7) technique where a the model is described by its S-parameters step response behavior. Using a PWL (Piece Wise Linear) approximation of these behaviors a very fast model can be obtained. The source of these behaviors can be both experimental (e.g. TDR measures) or theoretical (analytical models). Simulative sources of BTM are circuital models like the RL-TL chains of cells for or simulated S-parameters obtained from other tools like EM field simulators. In case of circuital models the speed and accuracy advantages of DWS are fully exploited because quasi-ideal step response of circuital models is required to extract the S-parameters from the complex circuital model (Ref.5). BTM is not allowed in classical NA (Nodal Analysis) tools, while DWS has no problem dealing with this technique due to extreme stability of wave algorithms. 18
19 BTM allow the simulator to gain a further speed up factor of more than 2-3 orders of magnitude with respect circuital models. Using BTM, DWS can achieve a speed up factor of 4 to 6 order of magnitude (10,000 to 1,000,000 time faster) with respect Spice (MC10) as exhaustively demonstrated by thousands of real design applications (Ref.7,8) For the above mentioned reasons DWS is the best simulation choice for high frequency or multi-gigabit/sec circuit simulation WEB REFERENCES (1) (2) (3) (4) (5) (6) (7) (8) (9) 19
20 NOTE : some of Spicy SWAN circuits shown in this paper are available in the public libraries available on line at Ischematics website ( All simulations related to previous circuits run in few seconds (SWAN mode). 20
Laboratory PID Tuning Based On Frequency Response Analysis. 2. be able to evaluate system performance for empirical tuning method;
Laboratory PID Tuning Based On Frequency Response Analysis Objectives: At the end, student should 1. appreciate a systematic way of tuning PID loop by the use of process frequency response analysis; 2.
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationExperiment 1 LRC Transients
Physics 263 Experiment 1 LRC Transients 1 Introduction In this experiment we will study the damped oscillations and other transient waveforms produced in a circuit containing an inductor, a capacitor,
More informationDesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationExperiment 2: Transients and Oscillations in RLC Circuits
Experiment 2: Transients and Oscillations in RLC Circuits Will Chemelewski Partner: Brian Enders TA: Nielsen See laboratory book #1 pages 5-7, data taken September 1, 2009 September 7, 2009 Abstract Transient
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationClass #7: Experiment L & C Circuits: Filters and Energy Revisited
Class #7: Experiment L & C Circuits: Filters and Energy Revisited In this experiment you will revisit the voltage oscillations of a simple LC circuit. Then you will address circuits made by combining resistors
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures Track 2 March 25, 2003 High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Author/Presenter: Brock LaMeres Hardware Design Engineer Objective
More informationLab 1: Pulse Propagation and Dispersion
ab 1: Pulse Propagation and Dispersion NAME NAME NAME Introduction: In this experiment you will observe reflection and transmission of incident pulses as they propagate down a coaxial transmission line
More informationPCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd Based on a paper by Ladd & Costache
PCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd www.designsim.com.au Based on a paper by Ladd & Costache Introduction Many of the techniques used for the modelling of PCB
More informationLC Resonant Circuits Dr. Roger King June Introduction
LC Resonant Circuits Dr. Roger King June 01 Introduction Second-order systems are important in a wide range of applications including transformerless impedance-matching networks, frequency-selective networks,
More informationUniversity of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium
University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium As of June 18 th, 2003 the Gigabit Ethernet Consortium Clause 40 Physical Medium Attachment Conformance Test Suite Version
More informationProject. A circuit simulation project to transition you from lumped component-based circuit theory In Part 1 and Part 2, you built an LC network:
Project A circuit simulation project to transition you from lumped component-based circuit theory In Part 1 and Part 2, you built an LC network: And, you did transient simulations of the following circuits
More informationResonance in Circuits
Resonance in Circuits Purpose: To map out the analogy between mechanical and electronic resonant systems To discover how relative phase depends on driving frequency To gain experience setting up circuits
More informationOperational Amplifier
Operational Amplifier Joshua Webster Partners: Billy Day & Josh Kendrick PHY 3802L 10/16/2013 Abstract: The purpose of this lab is to provide insight about operational amplifiers and to understand the
More informationImproving CDM Measurements With Frequency Domain Specifications
Improving CDM Measurements With Frequency Domain Specifications Jon Barth (1), Leo G. Henry Ph.D (2), John Richner (1) (1) Barth Electronics, Inc, 1589 Foothill Drive, Boulder City, NV 89005 USA tel.:
More informationP a g e 1 ST985. TDR Cable Analyzer Instruction Manual. Analog Arts Inc.
P a g e 1 ST985 TDR Cable Analyzer Instruction Manual Analog Arts Inc. www.analogarts.com P a g e 2 Contents Software Installation... 4 Specifications... 4 Handling Precautions... 4 Operation Instruction...
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationExperiment No. 6 Pre-Lab Transmission Lines and Time Domain Reflectometry
Experiment No. 6 Pre-Lab Transmission Lines and Time Domain Reflectometry The Pre-Labs are informational and although they follow the procedures in the experiment, they are to be completed outside of the
More informationLecture Fundamentals of Data and signals
IT-5301-3 Data Communications and Computer Networks Lecture 05-07 Fundamentals of Data and signals Lecture 05 - Roadmap Analog and Digital Data Analog Signals, Digital Signals Periodic and Aperiodic Signals
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationApplication Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements
Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com
More informationUsing an automated Excel spreadsheet to compensate a flyback converter operated in current-mode. Christophe Basso, David Sabatié
Using an automated Excel spreadsheet to compensate a flyback converter operated in current-mode Christophe Basso, David Sabatié ON Semiconductor download Go to ON Semiconductor site and enter flyback in
More informationEM Analysis of RFIC Transmission Lines
EM Analysis of RFIC Transmission Lines Purpose of this document: In this document, we will discuss the analysis of single ended and differential on-chip transmission lines, the interpretation of results
More informationTAKE THE MYSTERY OUT OF PROBING. 7 Common Oscilloscope Probing Pitfalls to Avoid
TAKE THE MYSTERY OUT OF PROBING 7 Common Oscilloscope Probing Pitfalls to Avoid Introduction Understanding common probing pitfalls and how to avoid them is crucial in making better measurements. In an
More informationApplication Note. STAN Tool. Selecting the Node. Understanding and overcoming pole-zero quasi-cancellations
Application Note STAN Tool Selecting the Node Understanding and overcoming pole-zero quasi-cancellations 1 Selecting the Node Sometimes the result of an identification provides a pole-zero map in which
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 37 F-matrix Simulation TDR
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 37 F-matrix Simulation TDR Verigy Japan June 2011 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationAM BASIC ELECTRONICS TRANSMISSION LINES JANUARY 2012 DEPARTMENT OF THE ARMY MILITARY AUXILIARY RADIO SYSTEM FORT HUACHUCA ARIZONA
AM 5-306 BASIC ELECTRONICS TRANSMISSION LINES JANUARY 2012 DISTRIBUTION RESTRICTION: Approved for Pubic Release. Distribution is unlimited. DEPARTMENT OF THE ARMY MILITARY AUXILIARY RADIO SYSTEM FORT HUACHUCA
More informationDifferential Signal and Common Mode Signal in Time Domain
Differential Signal and Common Mode Signal in Time Domain Most of multi-gbps IO technologies use differential signaling, and their typical signal path impedance is ohm differential. Two 5ohm cables, however,
More informationValidation & Analysis of Complex Serial Bus Link Models
Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract
More informationSpectrum analyzer for frequency bands of 8-12, and MHz
EE389 Electronic Design Lab Project Report, EE Dept, IIT Bombay, November 2006 Spectrum analyzer for frequency bands of 8-12, 12-16 and 16-20 MHz Group No. D-13 Paras Choudhary (03d07012)
More informationUniversity of Jordan School of Engineering Electrical Engineering Department. EE 219 Electrical Circuits Lab
University of Jordan School of Engineering Electrical Engineering Department EE 219 Electrical Circuits Lab EXPERIMENT 7 RESONANCE Prepared by: Dr. Mohammed Hawa EXPERIMENT 7 RESONANCE OBJECTIVE This experiment
More informationApplication Note AN-13 Copyright October, 2002
Driving and Biasing Components Steve Pepper Senior Design Engineer James R. Andrews, Ph.D. Founder, IEEE Fellow INTRODUCTION Picosecond Pulse abs () offers a family of s that can generate electronic signals
More informationLab #2: Electrical Measurements II AC Circuits and Capacitors, Inductors, Oscillators and Filters
Lab #2: Electrical Measurements II AC Circuits and Capacitors, Inductors, Oscillators and Filters Goal: In circuits with a time-varying voltage, the relationship between current and voltage is more complicated
More informationLTSpice Basic Tutorial
Index: I. Opening LTSpice II. Drawing the circuit A. Making Sure You Have a GND B. Getting the Parts C. Placing the Parts D. Connecting the Circuit E. Changing the Name of the Part F. Changing the Value
More informationAC Circuits. "Look for knowledge not in books but in things themselves." W. Gilbert ( )
AC Circuits "Look for knowledge not in books but in things themselves." W. Gilbert (1540-1603) OBJECTIVES To study some circuit elements and a simple AC circuit. THEORY All useful circuits use varying
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationAC CURRENTS, VOLTAGES, FILTERS, and RESONANCE
July 22, 2008 AC Currents, Voltages, Filters, Resonance 1 Name Date Partners AC CURRENTS, VOLTAGES, FILTERS, and RESONANCE V(volts) t(s) OBJECTIVES To understand the meanings of amplitude, frequency, phase,
More informationENG 100 Lab #2 Passive First-Order Filter Circuits
ENG 100 Lab #2 Passive First-Order Filter Circuits In Lab #2, you will construct simple 1 st -order RL and RC filter circuits and investigate their frequency responses (amplitude and phase responses).
More informationUNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation
UNIT 2 Q.1) Describe the functioning of standard signal generator Ans. STANDARD SIGNAL GENERATOR A standard signal generator produces known and controllable voltages. It is used as power source for the
More informationMeasurement of Laddering Wave in Lossy Serpentine Delay Line
International Journal of Applied Science and Engineering 2006.4, 3: 291-295 Measurement of Laddering Wave in Lossy Serpentine Delay Line Fang-Lin Chao * Department of industrial Design, Chaoyang University
More informationTime-Domain Response of Agilent InfiniiMax Probes and Series Infiniium Oscilloscopes
Time-Domain Response of Agilent InfiniiMax Probes and 54850 Series Infiniium Oscilloscopes Application Note 1461 Who should read this document? Designers have looked to time-domain response characteristics
More informationEFFECT OF INTEGRATION ERROR ON PARTIAL DISCHARGE MEASUREMENTS ON CAST RESIN TRANSFORMERS. C. Ceretta, R. Gobbo, G. Pesavento
Sept. 22-24, 28, Florence, Italy EFFECT OF INTEGRATION ERROR ON PARTIAL DISCHARGE MEASUREMENTS ON CAST RESIN TRANSFORMERS C. Ceretta, R. Gobbo, G. Pesavento Dept. of Electrical Engineering University of
More informationPractical Application of Wavelet to Power Quality Analysis. Norman Tse
Paper Title: Practical Application of Wavelet to Power Quality Analysis Author and Presenter: Norman Tse 1 Harmonics Frequency Estimation by Wavelet Transform (WT) Any harmonic signal can be described
More informationNumerical Oscillations in EMTP-Like Programs
Session 19; Page 1/13 Spring 18 Numerical Oscillations in EMTP-Like Programs 1 Causes of Numerical Oscillations The Electromagnetic transients program and its variants all use the the trapezoidal rule
More informationLAB #7: Digital Signal Processing
LAB #7: Digital Signal Processing Equipment: Pentium PC with NI PCI-MIO-16E-4 data-acquisition board NI BNC 2120 Accessory Box VirtualBench Instrument Library version 2.6 Function Generator (Tektronix
More informationWafer-Level Calibration & Verification up to 750 GHz. Choon Beng Sia, Ph.D. Mobile:
Wafer-Level Calibration & Verification up to 750 GHz Choon Beng Sia, Ph.D. Email: Choonbeng.sia@cmicro.com Mobile: +65 8186 7090 2016 Outline LRRM vs SOLT Calibration Verification Over-temperature RF calibration
More informationCharacterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University
DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com
More informationAppendix. RF Transient Simulator. Page 1
Appendix RF Transient Simulator Page 1 RF Transient/Convolution Simulation This simulator can be used to solve problems associated with circuit simulation, when the signal and waveforms involved are modulated
More informationTime Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals
Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals James R. Andrews, Ph.D., IEEE Fellow PSPL Founder & former President (retired) INTRODUCTION Many different kinds
More informationDISCRETE DIFFERENTIAL AMPLIFIER
DISCRETE DIFFERENTIAL AMPLIFIER This differential amplifier was specially designed for use in my VK-1 audio oscillator and VK-2 distortion meter where the requirements of ultra-low distortion and ultra-low
More informationIntroduction to RF Simulation and Its Applications
Introduction to RF Simulation and Its Applications by Kenneth S. Kundert Presenter - Saurabh Jain What will he talk about? Challenges for RF design and simulations RF circuit characteristics Basic RF building
More informationAries CSP microstrip socket Cycling test
Aries CSP microstrip socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 6 Setup...
More informationEXPERIMENT 4: RC, RL and RD CIRCUITs
EXPERIMENT 4: RC, RL and RD CIRCUITs Equipment List An assortment of resistor, one each of (330, 1k,1.5k, 10k,100k,1000k) Function Generator Oscilloscope 0.F Ceramic Capacitor 100H Inductor LED and 1N4001
More informationDC and AC Circuits. Objective. Theory. 1. Direct Current (DC) R-C Circuit
[International Campus Lab] Objective Determine the behavior of resistors, capacitors, and inductors in DC and AC circuits. Theory ----------------------------- Reference -------------------------- Young
More information1. Explain how Doppler direction is identified with FMCW radar. Fig Block diagram of FM-CW radar. f b (up) = f r - f d. f b (down) = f r + f d
1. Explain how Doppler direction is identified with FMCW radar. A block diagram illustrating the principle of the FM-CW radar is shown in Fig. 4.1.1 A portion of the transmitter signal acts as the reference
More informationRC_Circuits RC Circuits Lab Q1 Open the Logger Pro program RC_RL_Circuits via the Logger Launcher icon on your desktop. RC Circuits Lab Part1 Part 1: Measuring Voltage and Current in an RC Circuit 1. 2.
More informationDepartment of Electronics &Electrical Engineering
Department of Electronics &Electrical Engineering Question Bank- 3rd Semester, (Network Analysis & Synthesis) EE-201 Electronics & Communication Engineering TWO MARKS OUSTIONS: 1. Differentiate between
More informationProbing Techniques for Signal Performance Measurements in High Data Rate Testing
Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal
More informationThe Principle V(SWR) The Result. Mirror, Mirror, Darkly, Darkly
The Principle V(SWR) The Result Mirror, Mirror, Darkly, Darkly 1 Question time!! What do you think VSWR (SWR) mean to you? What does one mean by a transmission line? Coaxial line Waveguide Water pipe Tunnel
More informationLab #2: Electrical Measurements II AC Circuits and Capacitors, Inductors, Oscillators and Filters
Lab #2: Electrical Measurements II AC Circuits and Capacitors, Inductors, Oscillators and Filters Goal: In circuits with a time-varying voltage, the relationship between current and voltage is more complicated
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics 8.02 Spring 2005 Experiment 10: LR and Undriven LRC Circuits
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics 8.0 Spring 005 Experiment 10: LR and Undriven LRC Circuits OBJECTIVES 1. To determine the inductance L and internal resistance R L of a coil,
More informationPHYS 3322 Modern Laboratory Methods I AC R, RC, and RL Circuits
Purpose PHYS 3322 Modern Laboratory Methods I AC, C, and L Circuits For a given frequency, doubling of the applied voltage to resistors, capacitors, and inductors doubles the current. Hence, each of these
More informationEvaluation of Package Properties for RF BJTs
Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required
More informationFDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
More informationFilters And Waveform Shaping
Physics 3330 Experiment #3 Fall 2001 Purpose Filters And Waveform Shaping The aim of this experiment is to study the frequency filtering properties of passive (R, C, and L) circuits for sine waves, and
More informationThe Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects
The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium
More informationMicrowave devices with enhanced phasecompensation
This document is downloaded from the Digital Open Access Repository of VTT Title Microwave devices with enhanced phasecompensation principle Author(s) Mynttinen, Tomi; Lapine, Mikhail; Säily, Jussi; Nefedov,
More informationImproving TDR/TDT Measurements Using Normalization Application Note
Improving TDR/TDT Measurements Using Normalization Application Note 1304-5 2 TDR/TDT and Normalization Normalization, an error-correction process, helps ensure that time domain reflectometer (TDR) and
More informationUNIT-III POWER ESTIMATION AND ANALYSIS
UNIT-III POWER ESTIMATION AND ANALYSIS In VLSI design implementation simulation software operating at various levels of design abstraction. In general simulation at a lower-level design abstraction offers
More informationThe Lumped-Element Switched Oscillator
Circuit and Electromagnetic System Design Notes Note 55 May 008 The Lumped-Element Switched Oscillator Carl E. Baum University of New Mexico Department of Electrical and Computer Engineering Albuquerque
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationLaboratory Exercise 6 THE OSCILLOSCOPE
Introduction Laboratory Exercise 6 THE OSCILLOSCOPE The aim of this exercise is to introduce you to the oscilloscope (often just called a scope), the most versatile and ubiquitous laboratory measuring
More informationDr. Ali Muqaibel. Associate Professor. Electrical Engineering Department King Fahd University of Petroleum & Minerals Dhahran, Saudi Arabia
By Associate Professor Electrical Engineering Department King Fahd University of Petroleum & Minerals Dhahran, Saudi Arabia Wednesday, December 1, 14 1 st Saudi Symposium for RADAR Technology 9 1 December
More informationMeasuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths
Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically
More informationCore Technology Group Application Note 6 AN-6
Characterization of an RLC Low pass Filter John F. Iannuzzi Introduction Inductor-capacitor low pass filters are utilized in systems such as audio amplifiers, speaker crossover circuits and switching power
More informationTime Domain Response of Split-Ring Resonators in Waveguide Below Cut-Off Structure
Time Domain Response of Split-Ring Resonators in Waveguide Below Cut-Off Structure M. Aziz Hmaidi, Mark Gilmore MURI Teleconference 01/06/2017 University of New Mexico, Electrical and Computer Engineering
More informationDOING PHYSICS WITH MATLAB RESONANCE CIRCUITS RLC PARALLEL VOLTAGE DIVIDER
DOING PHYSICS WITH MATLAB RESONANCE CIRCUITS RLC PARALLEL VOLTAGE DIVIDER Matlab download directory Matlab scripts CRLCp1.m CRLCp2.m When you change channels on your television set, an RLC circuit is used
More informationIntroduction to Electromagnetic Compatibility
Introduction to Electromagnetic Compatibility Second Edition CLAYTON R. PAUL Department of Electrical and Computer Engineering, School of Engineering, Mercer University, Macon, Georgia and Emeritus Professor
More informationRLC-circuits with Cobra4 Xpert-Link
Student's Sheet RLC-circuits with Cobra4 Xpert-Link (Item No.: P2440664) Curricular Relevance Area of Expertise: Physics Subtopic: Inductance, Electromagnetic Oscillations, AC Circuits Topic: Electricity
More informationEE351 Laboratory Exercise 4 Field Effect Transistors
Oct. 28, 2007, rev. July 26, 2009 Introduction The purpose of this laboratory exercise is for students to gain experience making measurements on Junction (JFET) to confirm mathematical models and to gain
More informationCurrent Rebuilding Concept Applied to Boost CCM for PF Correction
Current Rebuilding Concept Applied to Boost CCM for PF Correction Sindhu.K.S 1, B. Devi Vighneshwari 2 1, 2 Department of Electrical & Electronics Engineering, The Oxford College of Engineering, Bangalore-560068,
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationExercise 2: Hodgkin and Huxley model
Exercise 2: Hodgkin and Huxley model Expected time: 4.5h To complete this exercise you will need access to MATLAB version 6 or higher (V5.3 also seems to work), and the Hodgkin-Huxley simulator code. At
More informationImpedance and Electrical Models
C HAPTER 3 Impedance and Electrical Models In high-speed digital systems, where signal integrity plays a significant role, we often refer to signals as either changing voltages or a changing currents.
More informationCoherently enhanced wireless power transfer: theory and experiment
Journal of Physics: Conference Series PAPER OPEN ACCESS Coherently enhanced wireless power transfer: theory and experiment To cite this article: S. Li et al 2018 J. Phys.: Conf. Ser. 1092 012078 View the
More informationUNIT 1. 9 What is the Causes of Free Response in Electrical Circuit. 12 Write the Expression for transient current and voltages of RL circuit.
SUB: Electric Circuits and Electron Devices Course Code: UBEE309 UNIT 1 PART A 1 State Transient and Transient Time? 2 What is Tansient State? 3 What is Steady State? 4 Define Source Free Response 5 Define
More informationDepartment of Electrical & Computer Engineering Technology. EET 3086C Circuit Analysis Laboratory Experiments. Masood Ejaz
Department of Electrical & Computer Engineering Technology EET 3086C Circuit Analysis Laboratory Experiments Masood Ejaz Experiment # 1 DC Measurements of a Resistive Circuit and Proof of Thevenin Theorem
More informationChapter 3, Sections Electrical Filters
Chapter 3, Sections 3.2.4-3.2.5 Electrical Filters Signals DC and AC Components - Many signals can be constructed as sums of AC and DC components: 2.5 2 1.5 2 1.5 1.5 1 2 3 4 1.5 -.5-1 1 2 3 4 = + 2.5
More informationHigh Performance Signaling. Jan Rabaey
High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,
More informationWorksheet for Exploration 31.1: Amplitude, Frequency and Phase Shift
Worksheet for Exploration 31.1: Amplitude, Frequency and Phase Shift We characterize the voltage (or current) in AC circuits in terms of the amplitude, frequency (period) and phase. The sinusoidal voltage
More informationChallenges and Solutions for Removing Fixture Effects in Multi-port Measurements
DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise
More informationDefinitions. Spectrum Analyzer
SIGNAL ANALYZERS Spectrum Analyzer Definitions A spectrum analyzer measures the magnitude of an input signal versus frequency within the full frequency range of the instrument. The primary use is to measure
More informationUniversity Tunku Abdul Rahman LABORATORY REPORT 1
University Tunku Abdul Rahman FACULTY OF ENGINEERING AND GREEN TECHNOLOGY UGEA2523 COMMUNICATION SYSTEMS LABORATORY REPORT 1 Signal Transmission & Distortion Student Name Student ID 1. Low Hui Tyen 14AGB06230
More informationMethodology for MMIC Layout Design
17 Methodology for MMIC Layout Design Fatima Salete Correra 1 and Eduardo Amato Tolezani 2, 1 Laboratório de Microeletrônica da USP, Av. Prof. Luciano Gualberto, tr. 3, n.158, CEP 05508-970, São Paulo,
More informationCHAPTER 8 PHOTOMULTIPLIER TUBE MODULES
CHAPTER 8 PHOTOMULTIPLIER TUBE MODULES This chapter describes the structure, usage, and characteristics of photomultiplier tube () modules. These modules consist of a photomultiplier tube, a voltage-divider
More informationFREQUENCY RESPONSE OF R, L AND C ELEMENTS
FREQUENCY RESPONSE OF R, L AND C ELEMENTS Marking scheme : Methods & diagrams : 3 Graph plotting : - Tables & analysis : 2 Questions & discussion : 3 Performance : 2 Aim: This experiment will investigate
More informationIntroduction to Servo Control & PID Tuning
Introduction to Servo Control & PID Tuning Presented to: Agenda Introduction to Servo Control Theory PID Algorithm Overview Tuning & General System Characterization Oscillation Characterization Feed-forward
More information