ELECTRONICS AND COMMUNICATION ENGINEERING

Size: px
Start display at page:

Download "ELECTRONICS AND COMMUNICATION ENGINEERING"

Transcription

1 ELECTRONICS AND COMMUNICATION ENGINEERING Q1. A transmission line of characteristic impedance 50 Ω is terminated by a 50 Ω load. When excited by a sinusoidal voltage source at 10 GHz the phase difference between two points spaced 2 mm apart on the line is found to be 4π radians. The phase velocity of the wave along the line is (a) m/s (b) m/s (c) m/s (d) m/s Q2. A system is defined by its impulse response h(n) = 2 n u(n 2). The system is (a) stable and causal (b) causal but not stable (c) stable but not causal (d) unstable and non-causal Q3. Drift current in the semiconductors depends upon (a) only the electric field (b) only the carrier concentration gradient (c) both the electric field and the carrier concentration (d) both the electric field and the carrier concentration gradient Q4. An increase in the base recombination of a BJT will increase (a) the common emitter dc current gain β (b) the breakdown voltage bv ceo (c) the unity-gain cut-off frequency f t (d) the transconductance g m Q5. In a forward biased pn junction diode the sequence of events that best describes the mechanism of current flow is (a) injection and subsequent diffusion and recombination of minority carriers (b) injection and subsequent drift and generation of minority carriers (c) extraction and subsequent diffusion and generation of minority carriers (d) extraction and subsequent drift and recombination of minority carriers Q. A ( iˆ 2 ˆj ) of C (a) (b) 13 2ˆ i ˆj kˆ 13 iˆ ˆj kˆ B ( iˆ 3 ˆj 4kˆ) C ( 2ˆ i ˆj kˆ) Find the vector projection of A B in direction

2 (c) (d) 13 2ˆ i 2 ˆj kˆ 13 2ˆ i ˆj 2kˆ Q7. 2rˆ 3 ˆ 4kˆ convert into Cartesian at (230 o 4). (a) A x= (b) A x= (c) A x= A y= A z= A y= 1 2 A z= A y= A z= (d) A x= 3 2 A y= 1 2 A z=4 Q8. A 2iˆ 3 ˆj 4kˆ B ( 2ˆ r 3 ˆ 4kˆ) at point (224). Find the angle between these two vectors. (a) Sin 1 (b) Cos (c) Sin (d) Cos 2 29 Q9. f = 2rSinϕ find the projection of f in the direction xˆ at point (230 o 4) (a) Cos 3Sin

3 (b) Cos 3Sin (c) Sin 3Sin (d) Sin 3Cos Q10. A = Kr n where r 2 = x 2 +y 2 +z 2 (spherical). K= constant the value of n for which divergence of A is zero: (a) n = 2 (b) n = 1 (c) n = -2 (d) n = -1 Q11. If electric field established by three point charges Q 2Q and 3Q exerts a force 3F on 3Q and 2F on 2Q. What is the force exerted on Q. (a) F (b) -5F (c) -F (d) 5F Q12. Find power dissipation in the resistor for a given waveform: V m T/2 T (a) P av = P peak/2 (b) P av = P p/ 2 (c) P av = P p/ 3 (d) P av = P peak Q13. Find final value of the following function: F(s) = (a) 0 (b) 1 (c) (d) none ω s 2 +ω 2 Q14. The step response of the system is: C( = e 2t + 8e t (a) -7.5 (b) -7 (c) 7.5 (t > 0) The gain of the transfer function in time constant form will be:

4 (d) 7 Q15. For an AM each of the side band poweris given by 2kw and carrier power is given by 8kw. Find % of modulation. (a) 0% (b) 100% (c) 70% (d) 85% Q1. An unmodulated AM transmitter current is given by 5A. Find AM transmitter current with 50% of modulation. (a) 5.33A (b) 5.23A (c) 5.32A (d) 4.32A Q17. An AM transmitter current is given by 10A with carrier is modulated by single sinusoidal message signal with 40% of modulation with the carrier is simultaneously modulated by 2 nd message signal AM transmitter current is increased to 10.5A. Find % of modulation due to 2 nd message signal. (a) 55% (b) 47.5% (c) 50% (d) 47% Q18. An AM transmitter power is given by 500w. Find the amount of power saved if carrier and one of the carrier is suppressed with µ=0.8. (a) 349w (b) 394w (c) 439w (d) 493w Q19. A sinusoidal carrier of 1v 100MHz is product modulated by a sinusoidal message signal of 1v 1MHz. the resulting signal is passed through HPF of f cutoff=100mhz. filter output is added with sinusoidal signal of 1v 100MHz 90 o phase shift. Find the envelope of output. (a) Sin2π 10 t (b) 5 4 Cos2π 10 t (c) 5 4 Sin2π 10 t (d) Cos2π 10 t

5 Q20. AM and NBFM (Narrow Band FM) are having same modulation index were added. The resulting signal will be: (a) DSB (b) SSB (c) SSB with carrier (USB with carrier) (d) None Q21. If the drift velocity of holes under the field gradient of 100v/m is 5m/sec. what is the mobility? (a) 0.05 (b) 0.0 (c) 0.03 (d) 0.04 Q22. The minority carrier lifetime and diffusion constant in a semiconductor material are 100µs and 100cm 2 /s resp. Diffusion length of charge carriers: (a) 10 2 cm (b) 10-2 cm (c) 10 cm (d) 10-1 cm Q23. (37) 10 = ( )The decimal number is represented in (a) BCD code (b) Excess-3 code (c) Binary code (d) Gray code Q24. AND operation of (79H) and (- 5H) results in (a) 79H (b) 28H (c) 5H (d) 43H Q25. Which subtraction method is better for microprocessor (a) signed magnitude (b) 1's complement method (c) 2's complement method (d) floating point method Q2. The contents of memory location 4FFFH are The memory word could not be interpreted as: (a) Unsigned Binary number (b) Hexadecimal number (c) Octal number (d) Character

6 Q TB SRAM memory has (a) 43 address lines and 8 data lines (b) 42 address lines and 8 data lines (c) 41 address lines and 8 data lines (d) 40 address lines and 8 data lines Q number of 25 1 RAM IC are arranged in 1 rows and 8 columns to get memory of (a) 1kB (b) 2kB (c) 4kB (d) 8kB Q29. The smallest signed valid number can be stored in a memory location of 4kB RAM. (a) 0 (b) -128 (c) (d) -553 Q30. Which pin of 8085 microprocessor is tri-stated and output? (a) SOD (b) HOLD (c) INTA (d) RD Q31. Which pin of 8085 microprocessor is input pin? (a) READY (b) HLDA (c) ALE (d) SOD Q32. How many instructions are in the instruction set of 8085 microprocessor? (a) 250 (b) 240 (c) 25 (d) 24 Q33. If the status of the control lines S1 and SO is LOW then microprocessor is performing: (a) Reset operation (b) HOLD operation (c) Halt operation (d) Interrupt acknowledge

7 Q34. Upon reset of microprocessor the contents of accumulator Program counter and stack pointer becomes (a) 00H 0000H and 0000H respectively (b) 00H FFFFH 0000H (c) 00H 0000H FFFFH (d) none of above Q35. In the Processor Status Word (PSW) of microprocessor the accumulator carry flag and auxiliary carry flag are cleared after the execution of: (a) ANA A instruction (b) XRA A instruction (c) ADD A instruction (d) SUB A instruction Q3. When SUB A instruction is executed what will the status of carry zero and auxiliary carry flags in the Processor Status Word (PSW) of microprocessor (a) 0 0 and 0 respectively (b) 0 1 and 0 respectively (c) 0 1 and 1 respectively (d) 1 1 and 1 respectively Q37. How many data transfer instructions are in the instruction set of 8085 microprocessor? (a) 84 (b) 74 (c) 4 (d) 54 Q38. Upon going HIGH for a time the RST 5.5 input will cause the 8085 microprocessor to save the program counter contents in the stack and jump to memory location. (a) 0020H (b) 0024H (c) 0028H (d) 002CH Q39. The contents of program counter when the microprocessor is reading 2FFFH memory location will be: (a) 2FFEH (b) 2FFFH (c) 3000H (d) none of above Q40. In 8085 microprocessor during POP operation stack pointer is (a) incremented by one (b) incremented by two

8 (c) (d) decremented by one decremented by two Q41. Carry flag is not affected after the execution of (a) ADD B (b) SBB B (c) INR B (d) ORA B Q42. Register indirect addressing is followed by (a) PCHL (b) XCHG (c) DAA (d) RET Q43. Which of following is incorrect? (a) 11100B 10001B = 01011B (b) 15EH = 350 (c) 37.4O = B (d) (81) 10 = ( ) 2 Q44. The race around exist in J-K flip-flop if (a) J = 0; K = 1 (b) J = 1; K = 0 (c) J = 0; K = 0 (d) J = 1; K = 1 Q45. Which is dual of A + (B + (AC)) + D (a) A + (B (A + C) ) + D (b) A ( B + AC) D (c) A + (B (A + B) ) D (d) A ( B ( A + C ) ) D Q4. The following functions are to be implemented using a decoder F 1 m( ) F 2 m( ) The minimum configuration of decoder is (a) 2- to - 4 line (b) 3- to - 8 line (c) 4- to - 1 line (d) 5- to - 32 line Q47. Complemented output of clocked D flip flop is given to input of the flip flop. What will be the frequency of output? (a) Twice the input clock frequency

9 (b) (c) (d) Same as the input clock frequency Half the input clock frequency Inverse of input clock frequency Q number of 25 1 bit RAM IC are arranged in 4 rows and 8 columns to get memory of (a) 1kB (b) 2kB (c) 4kB (d) 8kB Q49. The smallest signed valid number can be stored in a memory location of 1kB RAM. (a) 0 (b) -128 (c) (d) -553 Q50. Initial state of MOD-1 down counter is After 37 clock pulses the state of counter will be (a) 1011 (b) 0110 (c) 0101 (d) 0001 Q51. A 8-bit D/A converter has a full scale output voltage of 20 V. The output voltage when the input is (a) 10 mv (b) 78 mv (c) 20 V (d) 17 V Q52. The characteristic equation of T- flip flop is (a) Q( t 1) TQ( TQ( (b) Q( t 1) TQ( TQ( (c) Q( t 1) TQ( (d) Q( t 1) TQ( TQ( Q53. The minimum number of NAND gates required to implement the Boolean function A AB ABC (a) Zero (b) 01 (c) 04 (d) 07

10 Q54. The number of unused states in a 4-bit Johnson counter is (a) 2 (b) 4 (c) 8 (d) 12 Q55. ( X Y )( X Z)( Y Z) (a) ( X Y )( Y Z) (b) ( X Z)( Y Z) (c) ( X Y)( X Z) (d) ( X Y)( X Z) Q5. If (2.3) 4 + (1.2) 4 = (y) 4. What is the value of y? (a) 10.1 (b) (c) 10.2 (d) 1.02 Q57. Given (135) X +(144) X = (323) X. What is the value of base? (a) 3 (b) 5 (c) (d) 12 Q58. A decade counter is applied with frequency of 10MHz then output frequency is (a) 3Hz (b) 1 MHz (c) 20 KHz (d) 10 MHz Q59. Convert (25.25) 10 into binary. (a) ( ) 2 (b) ( ) 2 (c) (11.101) 2 (d) ( ) 2 Q0. Convert (254) 1 into ( ) 1 (a) (FE) 1 (b) (EE) 1 (c) (AC) 1 (d) (BAD) 1

11 Q1. Simplify AB ABC ABCD (a) (b) (c) (d) A AC AB AB AB AC AC AC Q2. ExOR and AND gate required for 2 1 MUX (a) ExOR=1 AND=1 (b) ExOR=2 AND=2 (c) ExOR=2 AND=1 (d) ExOR=1 AND=2

Electronics Eingineering

Electronics Eingineering Electronics Eingineering 1. The output of a two-input gate is 0 if and only if its inputs are unequal. It is true for (A) XOR gate (B) NAND gate (C) NOR gate (D) XNOR gate 2. In K-map simplification, a

More information

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS PESIT BANGALORE SOUTH CAMPUS QUESTION BANK BASIC ELECTRONICS Sub Code: 17ELN15 / 17ELN25 IA Marks: 20 Hrs/ Week: 04 Exam Marks: 80 Total Hours: 50 Exam Hours: 03 Name of Faculty: Mr. Udoshi Basavaraj Module

More information

GATE Online Free Material

GATE Online Free Material Subject : Digital ircuits GATE Online Free Material 1. The output, Y, of the circuit shown below is (a) AB (b) AB (c) AB (d) AB 2. The output, Y, of the circuit shown below is (a) 0 (b) 1 (c) B (d) A 3.

More information

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES

More information

I.E.S-(Conv.)-2007 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - II Time Allowed: 3 hours Maximum Marks : 200 Candidates should attempt Question No. 1 which is compulsory and FOUR more questions

More information

Live Leak - SSC Scientific Assistant Electronics and Telecommunication Model Question Paper 2017

Live Leak - SSC Scientific Assistant Electronics and Telecommunication Model Question Paper 2017 Live Leak - SSC Scientific Assistant Electronics and Telecommunication Model Question Paper 2017 Q1. In a p-n diode, holes diffuse from p-region to n-region because. 1. There is higher concentration of

More information

IES Digital Mock Test

IES Digital Mock Test . The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code

More information

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-2012 SCHEME OF VALUATION GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION JULY-0 SCHEME OF VALUATION Subject Code: 40 Subject: PART - A 0. Which region of the transistor

More information

ECE Branch GATE Paper 2004

ECE Branch GATE Paper 2004 Q. 1 30 Carry One Mark Each 1. Consider the network graph shown in the figure. Which one of the following is NOT a 'tree' of this graph? Fig. Q.1 2. The equivalent inductance measured between the terminals

More information

OBJECTIVE TYPE QUESTIONS

OBJECTIVE TYPE QUESTIONS OBJECTIVE TYPE QUESTIONS Q.1 The breakdown mechanism in a lightly doped p-n junction under reverse biased condition is called (A) avalanche breakdown. (B) zener breakdown. (C) breakdown by tunnelling.

More information

Data Conversion Circuits & Modulation Techniques. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Data Conversion Circuits & Modulation Techniques. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Data Conversion Circuits & Modulation Techniques Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur Data Conversion Circuits 2 Digital systems are being used

More information

Conventional Paper-II-2011 Part-1A

Conventional Paper-II-2011 Part-1A Conventional Paper-II-2011 Part-1A 1(a) (b) (c) (d) (e) (f) (g) (h) The purpose of providing dummy coils in the armature of a DC machine is to: (A) Increase voltage induced (B) Decrease the armature resistance

More information

4. Forward bias of a silicon P-N junction will produce a barrier voltage of approximately how many volts? A. 0.2 B. 0.3 C. 0.7 D. 0.

4. Forward bias of a silicon P-N junction will produce a barrier voltage of approximately how many volts? A. 0.2 B. 0.3 C. 0.7 D. 0. 1. The dc current through each diode in a bridge rectifier equals A. the load current B. half the dc load current C. twice the dc load current D. one-fourth the dc load current 2. When matching polarity

More information

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1 LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design

More information

Electronic Devices & Circuit and Digital Electronics

Electronic Devices & Circuit and Digital Electronics QUESTION BANK Electronic Devices & Circuit and Digital Electronics 1. Consider the following four statement i) In the 2 s complement representation, negative numbers are stored in sign magnitude form ii)

More information

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation

More information

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered

More information

The shape of the waveform will be the same, but its level is shifted either upward or downward. The values of the resistor R and capacitor C affect

The shape of the waveform will be the same, but its level is shifted either upward or downward. The values of the resistor R and capacitor C affect Diode as Clamper A clamping circuit is used to place either the positive or negative peak of a signal at a desired level. The dc component is simply added or subtracted to/from the input signal. The clamper

More information

6. A low pass filter having a frequency response does not produce any phase distortion, if (A) A(ω)

6. A low pass filter having a frequency response does not produce any phase distortion, if (A) A(ω) 1. The rank of the matrix is 0 1 2. P, where P is a vector, is equal to 2 P P P 2 P+ P ( ) 2 3 2 P+ P 2 ( P) P 3. ( P) ds, where P is a vector, is equal to P dl P dl Pdv ax 4. A probability density function

More information

NZQA registered unit standard version 1 Page 1 of 6

NZQA registered unit standard version 1 Page 1 of 6 Page 1 of 6 Title Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians Level 3 Credits 12 Purpose This unit standard covers an introduction to digital and

More information

DEPARTMENT OF ELECTRONICS

DEPARTMENT OF ELECTRONICS DEPARTMENT OF ELECTRONICS Academic Planner for odd Semesters Semester : I Subject : Electronics(ELT1). Course: B.Sc. (PME) Introduction to Number systems B Construction and types, working Review of P type

More information

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e. Name: Multiple Choice 1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.) 8 2.) The output of an OR gate with

More information

ELECTRONICS ENGINEERING

ELECTRONICS ENGINEERING ELECTRONICS ENGINEERING 1. Just as a voltage amplifier signal voltage a power amplifier. 1.amplifier power 2.amplifier signal 3.converts the signal ac power into DC power 4.converts a dc power into useful

More information

GATE 2000 Electronics and Communication Engineering

GATE 2000 Electronics and Communication Engineering GATE 2 Electronics and ommunication Engineering SETION A (1 Marks) 1. This question consists of 25 (Twenty Five) multiple choice questions, each carrying one mark. For each question (1.1 1.25), four alternatives

More information

Fan in: The number of inputs of a logic gate can handle.

Fan in: The number of inputs of a logic gate can handle. Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

Laboratory Manual CS (P) Digital Systems Lab

Laboratory Manual CS (P) Digital Systems Lab Laboratory Manual CS 09 408 (P) Digital Systems Lab INDEX CYCLE I A. Familiarization of digital ICs and digital IC trainer kit 1 Verification of truth tables B. Study of combinational circuits 2. Verification

More information

OBJECTIVE TYPE QUESTIONS FOR PRACTICAL EXAMINATION Subject : Electronics-I ( EC 112)

OBJECTIVE TYPE QUESTIONS FOR PRACTICAL EXAMINATION Subject : Electronics-I ( EC 112) OBJECTIVE TYPE QUESTIONS FOR PRACTICAL EXAMINATION Subject : Electronics-I ( EC 112) 1. Which mathematical notation specifies the condition of periodicity for a continuous time signal? a. x(t) = x( t +T)

More information

GATE 2004 Electronics and Communication Engineering

GATE 2004 Electronics and Communication Engineering GATE 2004 Electronics and Communication Engineering Q. 1 30 Carry One Mark Each 1. Consider the network graph shown in the figure. Which one of the following is NOT a 'tree' of this graph? (A) Fig. Q.1

More information

GATE Question Paper & Answer Keys

GATE Question Paper & Answer Keys Question Paper & Answer Keys Index 1. Question Paper Analysis 2. Question Paper & Answer keys : 080-617 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com ANALYSIS OF GATE 2011

More information

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2012 SCHEME OF VALUATION

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2012 SCHEME OF VALUATION GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-0 SCHEME OF VALUATION Subject Code: 0 Subject: Qn. PART - A 0. Which is the largest of three

More information

DIGITAL ELECTRONICS QUESTION BANK

DIGITAL ELECTRONICS QUESTION BANK DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure

More information

For the mechanical system of figure shown above:

For the mechanical system of figure shown above: I.E.S-(Conv.)-00 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Time Allowed: Three Hours Maximum Marks : 0 Candidates should attempt any FIVE questions. Some useful data: Electron charge : 1.6

More information

R09. 1.a) State and explain Kirchoff s laws. b) In the circuit given below Figure 1 find the current through 5 Ω resistor. [7+8] FIRSTRANKER.

R09. 1.a) State and explain Kirchoff s laws. b) In the circuit given below Figure 1 find the current through 5 Ω resistor. [7+8] FIRSTRANKER. SET - 1 1.a) State and explain Kirchoff s laws. b) In the circuit given below find the current through 5 Ω resistor. [7+8] 2.a) Find the impedance between terminals A and B in the following circuit ().

More information

GCSE (9-1) WJEC Eduqas GCSE (9-1) in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS

GCSE (9-1) WJEC Eduqas GCSE (9-1) in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS GCSE (9-1) WJEC Eduqas GCSE (9-1) in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS Teaching from 2017 For award from 2019 GCSE ELECTRONICS Sample Assessment

More information

SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18

SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18 INSTRUCTIONS SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18 The test is 60 minutes long and consists of 40 multiple choice

More information

Linear & Digital IC Applications (BRIDGE COURSE)

Linear & Digital IC Applications (BRIDGE COURSE) G. PULLAIAH COLLEGE OF ENGINEERING AND TECHNOLOGY Accredited by NAAC with A Grade of UGC, Approved by AICTE, New Delhi Permanently Affiliated to JNTUA, Ananthapuramu (Recognized by UGC under 2(f) and 12(B)

More information

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF

More information

Electronics Question Bank-2

Electronics Question Bank-2 Electronics Question Bank-2 Questions Collected from Candidates Appeared for Various Competitive Examinations Compiled by Vishnu.N.V 1. The concentration of minority carriers in an extrinsic semiconductor

More information

S-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -

S-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 - - 1 - - 2 - - 3 - DR. BABASAHEB AMBEDKAR MARATHWADA UNIVERSITY, AURANGABAD SYLLABUS of B.Sc. FIRST & SECOND SEMESTER [ELECTRONICS (OPTIONAL)] {Effective from June- 2013 onwards} - 4 - B.Sc. Electronics

More information

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-03 SCHEME OF VALUATION Subject Code: 0 Subject: PART - A 0. What does the arrow mark indicate

More information

GATE Question Paper & Answer Keys

GATE Question Paper & Answer Keys Question Paper & Answer Keys Index 1. Question Paper Analysis 2. Question Paper & Answer keys : 080-617 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com ANALYSIS OF GATE 2013

More information

I.E.S-(Conv.)-1992 Time Allowed : Three Hours

I.E.S-(Conv.)-1992 Time Allowed : Three Hours I.E.S-(Conv.)-1992 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Time Allowed : Three Hours Maximum Marks: 0 Candidates should attempt question No. 1 which is compulsory and any FOUR of the remaining

More information

Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits

Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits Unit I: Passive Devices Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits Resistors, Fixed resistors & variable resistors,

More information

Veer Narmad South Gujarat University, Surat

Veer Narmad South Gujarat University, Surat Unit I: Passive circuit elements (With effect from June 2017) Syllabus for: F Y B Sc (Electronics) Semester- 1 PAPER I: Basic Electrical Circuits Resistors, resistor types, power ratings, resistor colour

More information

SILVER OAK COLLEGE OF ENGINEERING & TECHNOLOGY ADITYA SILVER OAK INSTITUTE OF TECHNOLOGY

SILVER OAK COLLEGE OF ENGINEERING & TECHNOLOGY ADITYA SILVER OAK INSTITUTE OF TECHNOLOGY Enroll. No. BE SEMESTER III MID SEMESTER-I EXAMINATION WINTER 2018 SUBJECT: ENGINEERING ECONOMICS AND MANAGEMENT (2130004) (CE/IT/EC/EE) DATE: 07-08-2018 TIME: 10:00 am to 11:30 am TOTAL MARKS:40 Q.1 (a)

More information

Bipolar Junction Transistor (BJT) Basics- GATE Problems

Bipolar Junction Transistor (BJT) Basics- GATE Problems Bipolar Junction Transistor (BJT) Basics- GATE Problems One Mark Questions 1. The break down voltage of a transistor with its base open is BV CEO and that with emitter open is BV CBO, then (a) BV CEO =

More information

Lecture 4. Reading: Chapter EE105 Fall 2007 Lecture 4, Slide 1 Prof. Liu, UC Berkeley

Lecture 4. Reading: Chapter EE105 Fall 2007 Lecture 4, Slide 1 Prof. Liu, UC Berkeley Lecture 4 OUTLNE Bipolar Junction Transistor (BJT) General considerations Structure Operation in active mode Large-signal model and - characteristics Reading: Chapter 4.1-4.4.2 EE105 Fall 2007 Lecture

More information

Part A: Question & Answers UNIT I AMPLITUDE MODULATION

Part A: Question & Answers UNIT I AMPLITUDE MODULATION PANDIAN SARASWATHI YADAV ENGINEERING COLLEGE DEPARTMENT OF ELECTRONICS & COMMUNICATON ENGG. Branch: ECE EC6402 COMMUNICATION THEORY Semester: IV Part A: Question & Answers UNIT I AMPLITUDE MODULATION 1.

More information

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL AIMS The general aims of the subject are : 1. to foster an interest in and an enjoyment of electronics as a practical and intellectual discipline; 2. to develop

More information

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET SEMICONDUCT ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS Class XII : PHYSICS WKSHEET 1. How is a n-p-n transistor represented symbolically? (1) 2. How does conductivity of a semiconductor change

More information

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page

More information

Electronics. Digital Electronics

Electronics. Digital Electronics Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital

More information

ECE Branch GATE Paper Q2. The trigonometric Fourier series for the waveform shown below contains

ECE Branch GATE Paper Q2. The trigonometric Fourier series for the waveform shown below contains Q.1 Q.25 carry one mark each. Q1. The eigen values of a skew-symmetric matrix are Always zero Always pure imaginary Either zero or pure imaginary Always real Q2. The trigonometric Fourier series for the

More information

NORTH MAHARASHTRA UNIVERSITY, JALGAON

NORTH MAHARASHTRA UNIVERSITY, JALGAON , JALGAON Syllabus for F.Y.B.Sc. Semester I and II ELECTRONICS (w. e. f. June 2012) F.Y. B. Sc. Subject Electronics Syllabus Structure Semester Code Title Number of Lectures ELE-111 Paper I : Analog Electronics

More information

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter

More information

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification: DIGITAL IC TRAINER Model : DE-150 Object: To Study the Operation of Digital Logic ICs TTL and CMOS. To Study the All Gates, Flip-Flops, Counters etc. To Study the both the basic and advance digital electronics

More information

NZQA unit standard version 2 Page 1 of 6. Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians

NZQA unit standard version 2 Page 1 of 6. Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians Page 1 of 6 Title Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians Level 3 Credits 12 Purpose This unit standard covers an introduction to digital and

More information

MICROPROCESSORS AND MICROCONTROLLER 1

MICROPROCESSORS AND MICROCONTROLLER 1 MICROPROCESSORS AND MICROCONTROLLER 1 Microprocessor Applications Data Acquisition System Data acquisition is the process of sampling signals that measure real world physical conditions ( such as temperature,

More information

ECE Branch GATE Paper 2002 SECTION A (75 MARKS )

ECE Branch GATE Paper 2002 SECTION A (75 MARKS ) SECTION A (75 MARKS ). This question consists of TWENTY FIVE sub-question (..25) of ONE mark each. For each of these sub-questions, four possible alternatives (A, B, C and D) are given, out of which only

More information

CHAPTER 6 DIGITAL INSTRUMENTS

CHAPTER 6 DIGITAL INSTRUMENTS CHAPTER 6 DIGITAL INSTRUMENTS 1 LECTURE CONTENTS 6.1 Logic Gates 6.2 Digital Instruments 6.3 Analog to Digital Converter 6.4 Electronic Counter 6.6 Digital Multimeters 2 6.1 Logic Gates 3 AND Gate The

More information

Microprocessor & Interfacing Lecture Programmable Interval Timer

Microprocessor & Interfacing Lecture Programmable Interval Timer Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E

More information

(b) What are the differences between FM and PM? (c) What are the differences between NBFM and WBFM? [9+4+3]

(b) What are the differences between FM and PM? (c) What are the differences between NBFM and WBFM? [9+4+3] Code No: RR220401 Set No. 1 1. (a) The antenna current of an AM Broadcast transmitter is 10A, if modulated to a depth of 50% by an audio sine wave. It increases to 12A as a result of simultaneous modulation

More information

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As

More information

HIGH LOW Astable multivibrators HIGH LOW 1:1

HIGH LOW Astable multivibrators HIGH LOW 1:1 1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of

More information

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1 Module 5 DC to AC Converters Version 2 EE IIT, Kharagpur 1 Lesson 37 Sine PWM and its Realization Version 2 EE IIT, Kharagpur 2 After completion of this lesson, the reader shall be able to: 1. Explain

More information

GATE Question Paper & Answer Keys

GATE Question Paper & Answer Keys GATE-2010 Question Paper & Answer Keys GATE-2010 Index 1. Question Paper Analysis 2. Question Paper & Answer keys : 080-617 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com

More information

Frequently Asked Questions GE6252 BEEE UNIT I ELECTRICAL CIRCUITS AND MEASUREMENTS

Frequently Asked Questions GE6252 BEEE UNIT I ELECTRICAL CIRCUITS AND MEASUREMENTS Frequently Asked Questions GE6252 BEEE UNIT I ELECTRICAL CIRCUITS AND MEASUREMENTS 1. What is charge? 2. Define current. 3. Under what condition AC circuit said to be resonant? 4. What do you meant by

More information

Department of Electronics and Communication Engineering

Department of Electronics and Communication Engineering Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of

More information

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28 Subject Code: 17333 Model Answer P a g e 1/28 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS

More information

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING (Regulation 2013) EE 6311 LINEAR AND DIGITAL INTEGRATED CIRCUITS LAB MANUAL 1 SYLLABUS OBJECTIVES: Working Practice in simulators / CAD Tools / Experiment

More information

(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit.

(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit. I.E.S-(Conv.)-1995 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Some useful data: Electron charge: 1.6 10 19 Coulomb Free space permeability: 4 10 7 H/m Free space permittivity: 8.85 pf/m Velocity

More information

Let us consider the following block diagram of a feedback amplifier with input voltage feedback fraction,, be positive i.e. in phase.

Let us consider the following block diagram of a feedback amplifier with input voltage feedback fraction,, be positive i.e. in phase. P a g e 2 Contents 1) Oscillators 3 Sinusoidal Oscillators Phase Shift Oscillators 4 Wien Bridge Oscillators 4 Square Wave Generator 5 Triangular Wave Generator Using Square Wave Generator 6 Using Comparator

More information

GATE 2006 Electronics and Communication Engineering

GATE 2006 Electronics and Communication Engineering GATE 2006 Electronics and Communication Engineering 1 1 1 1. The rank of the matrix 1 1 0 is (A) 0 (B) 1 1 1 1 2. P, where P is a vector, is equal to 2 P P P (A) 2 P P (B) (C) 2 (D) 3 (C) 2 P P 2 (D) P

More information

ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline:

ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline: ECE 440 Lecture 29 : Introduction to the BJT-I Class Outline: Narrow-Base Diode BJT Fundamentals BJT Amplification Things you should know when you leave Key Questions How does the narrow-base diode multiply

More information

free Online GATE coaching www.egate.ws Online IES coaching for free I.E.S-(Conv.)-2000 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - II Candidates should attempt question no. 1 which is compulsory

More information

PAPER-II (Subjective)

PAPER-II (Subjective) PAPER-II (Subjective) 1.(A) Choose and write the correct answer from among the four options given in each case for (a) to (j) below: (a) Improved commutation in d.c machines cannot be achieved by (i) Use

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

The Norwegian University of Science and Technology ENGLISH. EXAM IN TFY 4185 Measurement Technique/Måleteknikk. 1 Dec 2014 Time: 09:00-13:00

The Norwegian University of Science and Technology ENGLISH. EXAM IN TFY 4185 Measurement Technique/Måleteknikk. 1 Dec 2014 Time: 09:00-13:00 Page 1 of 9 The Norwegian University of Science and Technology ENGLISH Department of Physics Contact person: Name: Patrick Espy Tel: +47 73 55 10 95 (office) or +47 41 38 65 78 (mobile) EXAM IN TFY 4185

More information

Combinational Logic Circuits. Combinational Logic

Combinational Logic Circuits. Combinational Logic Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The

More information

Basic Electronics SYLLABUS BASIC ELECTRONICS. Subject Code : 15ELN15/25 IA Marks : 20. Hrs/Week : 04 Exam Hrs. : 03. Total Hrs. : 50 Exam Marks : 80

Basic Electronics SYLLABUS BASIC ELECTRONICS. Subject Code : 15ELN15/25 IA Marks : 20. Hrs/Week : 04 Exam Hrs. : 03. Total Hrs. : 50 Exam Marks : 80 SYLLABUS BASIC ELECTRONICS Subject Code : /25 IA Marks : 20 Hrs/Week : 04 Exam Hrs. : 03 Total Hrs. : 50 Exam Marks : 80 Course objectives: The course objective is to make students of all the branches

More information

CD22202, CD DTMF Receivers/Generators. 5V Low Power DTMF Receiver. Features. Description. Ordering Information. Pinout. Functional Diagram

CD22202, CD DTMF Receivers/Generators. 5V Low Power DTMF Receiver. Features. Description. Ordering Information. Pinout. Functional Diagram SEMICONDUCTOR DTMF Receivers/Generators CD0, CD0 January 1997 5V Low Power DTMF Receiver Features Description Central Office Quality No Front End Band Splitting Filters Required Single, Low Tolerance,

More information

EXPERIMENT NO 1 TRUTH TABLE (1)

EXPERIMENT NO 1 TRUTH TABLE (1) EPERIMENT NO AIM: To verify the Demorgan s theorems. APPARATUS REQUIRED: THEORY: Digital logic trainer and Patch cords. The digital signals are discrete in nature and can only assume one of the two values

More information

Exercises: Fundamentals of Computer Engineering 1 PAGE: 1

Exercises: Fundamentals of Computer Engineering 1 PAGE: 1 Exercises: Fundamentals of Computer Engineering PAGE: Exercise Minimise the following using the laws of Boolean algebra. f = a + ab + ab.2 f ( ) ( ) ( ) 2 = c bd + bd + ac b + d + cd a + b + ad( b + c)

More information

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre EJECICIOS DE COMPONENTES ELECTÓNICOS. 1 er cuatrimestre 2 o Ingeniería Electrónica Industrial Juan Antonio Jiménez Tejada Índice 1. Basic concepts of Electronics 1 2. Passive components 1 3. Semiconductors.

More information

Time: 3 hours Max. Marks: 70 Answer any FIVE questions All questions carry equal marks

Time: 3 hours Max. Marks: 70 Answer any FIVE questions All questions carry equal marks Code: 9A02401 PRINCIPLES OF ELECTRICAL ENGINEERING (Common to EIE, E.Con.E, ECE & ECC) Time: 3 hours Max. Marks: 70 1 In a series RLC circuit, R = 5 Ω, L = 1 H and C = 1 F. A dc v ltage f 20 V is applied

More information

EE-4022 Experiment 2 Amplitude Modulation (AM)

EE-4022 Experiment 2 Amplitude Modulation (AM) EE-4022 MILWAUKEE SCHOOL OF ENGINEERING 2015 Page 2-1 Student objectives: EE-4022 Experiment 2 Amplitude Modulation (AM) In this experiment the student will use laboratory modules to implement operations

More information

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING Question Bank

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING Question Bank Programme Subject DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING Question Bank Semester / Branch : BE : GE6252-BASICELECTRICALANDELECTRONICS ENGINEERING : II-Civil and Mechanical Engineering PART

More information

Electronics I - Physics of Bipolar Transistors

Electronics I - Physics of Bipolar Transistors Chapter 5 Electronics I - Physics of Bipolar Transistors B E N+ P N- C B E C Fall 2017 claudio talarico 1 source: Sedra & Smith Thin Base Types of Bipolar Transistors n+ p n- Figure - A simplified structure

More information

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations.

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations. 6.012 ELECTRONIC DEVICES AND CIRCUITS Schedule -- Fall 1995 (8/31/95 version) Recitation 1 -- Wednesday, Sept. 6: Review of 6.002 models for BJT. Discussion of models and modeling; motivate need to go

More information

I.E.S-(Conv.)-2005 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - II Time Allowed: 3 hours Maximum Marks : 200 Candidates should attempt Question No. 1 which is compulsory and FOUR more questions

More information

PHYS225 Lecture 6. Electronic Circuits

PHYS225 Lecture 6. Electronic Circuits PHYS225 Lecture 6 Electronic Circuits Transistors History Basic physics of operation Ebers-Moll model Small signal equivalent Last lecture Introduction to Transistors A transistor is a device with three

More information

GATE 2002 Electronics and Communication Engineering

GATE 2002 Electronics and Communication Engineering GATE 22 Electronics and Communication Engineering SECTION A (75 MARKS ). This question consists of TWENTY FIVE sub-question (..25) of ONE mark each. For each of these sub-questions, four possible alternatives

More information

BJT Circuits (MCQs of Moderate Complexity)

BJT Circuits (MCQs of Moderate Complexity) BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r

More information

CONTENTS Sl. No. Experiment Page No

CONTENTS Sl. No. Experiment Page No CONTENTS Sl. No. Experiment Page No 1a Given a 4-variable logic expression, simplify it using Entered Variable Map and realize the simplified logic expression using 8:1 multiplexer IC. 2a 3a 4a 5a 6a 1b

More information

Power Bipolar Junction Transistors (BJTs)

Power Bipolar Junction Transistors (BJTs) ECE442 Power Semiconductor Devices and Integrated Circuits Power Bipolar Junction Transistors (BJTs) Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Bipolar Junction Transistor (BJT) Background The

More information

Computer Architecture and Organization:

Computer Architecture and Organization: Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines

More information

(A) 1 and 1 (B) 0 and 1 (C) 1 and 0 (D) 0 and A second order system is described by the equation. (A) 1 rad / sec and 5 (B) 5 rad / sec and 7

(A) 1 and 1 (B) 0 and 1 (C) 1 and 0 (D) 0 and A second order system is described by the equation. (A) 1 rad / sec and 5 (B) 5 rad / sec and 7 EC- Objective Paper-II IES-013 www.gateforum.com IES-013- Paper-II 1. The D.C. gain and steady state error for step input for ( ) = s + 1 G s are : s + s + 1 (A) 1 and 1 (B) 0 and 1 (C) 1 and 0 (D) 0 and

More information

B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering)

B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering) Code: 13A04404 R13 B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering) Time: 3 hours Max. Marks: 70 PART A

More information

UNIT I Introduction to DC & AC circuits

UNIT I Introduction to DC & AC circuits SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code: Basic Electrical and Electronics Engineering (16EE207) Year & Sem: II-B.

More information