Freescale Semiconductor, I
|
|
- Randolf Elmer Wilcox
- 5 years ago
- Views:
Transcription
1 Application Note Rev., 5/23 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) By Milan Brejl, Ph.D. Functional Overview SW1_1 SW1_2 SW3_1 SW3_2 he DC Motor 2 outputs version XOR version (DCm2Xor) PU function is a version of the DC Motor 2 output version (DCm2) function that uses two PU channels to generate one PWM output channel. he PU channel outputs are connected to an XOR gate whos output is the required PWM signal. See Figure 1. An advantage of this solution is that the full range (% to 1%) of PWM duty-cycle ratios is available. here is no MPW (minimum pulse width) parameter to limit the edge duty-cycle ratios in this version, as opposed to the DCm2. A disadvantage is that the number of assigned PU channels is doubled. XOR XOR SW1 SW3 motor voltage PWM period center-time Figure 1. Functionality of XOR version illustation 5% PWM PWM period center-time he DCm2Xor PU functions, unlike the DCmXor, generates only the top channel signal of each PWM pair. he bottom channel signal can be derived from the top channel signal by external hardware. he function set consists of 5 PU functions: For More Information On his Product, Motorola, Inc., 23
2 DC Motor 2 outputs version XOR version C channels (DCm2Xor_C) DC Motor 2 outputs version XOR version channels (DCm2Xor_) Synchronization Signal for DC Motor 2 outputs version XOR version (DCm2Xor_sync) Resolver Reference Signal for DC Motor 2 outputs version XOR version (DCm2Xor_res) Fault Input for DC Motor 2 outputs version XOR version (DCm2Xor_fault) Function Set Configuration he DCm2Xor PU function set drives a DC Motor, independently of the CPU. he CPU is only required to set a duty-cycle (dc) parameter in the range ( 1,1), which determines both the speed and the direction. he function generates unipolar-switched center-aligned PWM signals. he DCm2Xor_C and DCm2Xor_ PU functions work together to generate 2 pairs of XOR gate inputs. he XOR gate outputs then produce a 2-channel 2- phase center-aligned PWM signal. he Synchronization Signal for the DCm2Xor function can be used to generate one or more adjustable signals for a wide range of uses. hese signals are synchronized to the PWM, and track changes in the PWM period. he Resolver Reference Signal for the DCm2Xor function can be used to generate one or more 5% duty-cycle adjustable signals that are also synchronized to the PWM.he Fault Input for the DCm2Xor function is a PU input function that sets all PWM outputs low when the input signal goes low. None of the PU functions in the DC Motor 2 outputs version XOR version PU function set can be used separately. he DCm2Xor_C and DCm2Xor_ functions have to be used together. he DCm2Xor_C runs on pins SW1_1 and SW3_1 see Figure 1. he DCm2Xor_ runs on the other pins. One or more channels running Synchronization Signal for DCm2Xor as well as Resolver Reference Signals for DCm2Xor functions can be added. hey can run with different settings on each channel. he function Fault Input for DCm2Xor can also be added. It is recommended to use it on channel 15, and to set the hardware option that disables all PU output pins when the channel 15 input signal is low (DPU bit = 1). his ensures that the hardware reacts quickly to a pin fault state. Note that it is not only the PWM channels, but all PU output channels, including the synchronization signals, that are disabled in this configuration. able 1 shows the configuration options and restrictions. 2 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
3 Function Set Configuration able 1. DCm2Xor PU function set configuration options and restrictions PU function Optional/ Mandatory How many channels Assignable channels DCm2Xor_C mandatory 2 any 2 channels DCm2Xor_ mandatory 2 any 2 channels DCm2Xor_sync optional 1 or more any channels DCm2Xor_res optional 1 or more any channels DCm2Xor_fault optional 1 any, recommended is 15 and DPU bit set able 2 shows an example of configuration. able 2. Example of configuration Channel PU function Priority DCm2Xor_C high 1 DCm2Xor_ high 2 DCm2Xor_C high 3 DCm2Xor_ high 1 DCm2Xor_sync low 11 DCm2Xor_res low 15 DCm2Xor_fault high able 3 shows the PU function code sizes. PU function DCm2Xor_C DCm2Xor_ DCm2Xor_sync DCm2Xor_res DCm2Xor_fault able 3. PU function code sizes Code size 78 µ instructions + 8 entries = 68 long words 3 µ instructions + 8 entries = 11 long words 26 µ instructions + 8 entries = 34 long words 38 µ instructions + 8 entries = 46 long words 9 µ instructions + 8 entries = 17 long words Configuration Order he CPU configures the PU as follows. 1. Disables the channels by clearing the two channel priority bits on each channel used (not necessary after reset). 2. Selects the channel functions on all used channels by writing the function numbers to the channel function select bits. DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 3 For More Information On his Product,
4 NOE: Detailed Function Description DC Motor 2 outputs version XOR version C channels (DCm2Xor_C) and DC Motor 2 outputs version XOR version channels (DCm2Xor_) 3. Initializes function parameters. he parameters and sync_presc_addr must be set before initialization. If a DCm2Xor_sync channel or a DCm2Xor_res channel is used, then its parameters must also be set before initialization. 4. Issues an HSR (Host Service Request) type %1 to one of the DCm2Xor_C channels to initialize all DCm2Xor_C and DCm2Xor_ channels. Issues an HSR type %1 to the DCm2Xor_sync channels, DCm2Xor_res channels and DCm2Xor_fault channel, if used. 5. Enables servicing by assigning high, middle or low priority to the channel priority bits. All DCm2Xor_C and DCm2Xor_ channels must be assigned the same priority to ensure correct operation. he CPU must ensure that the DCm2Xor_sync or DCm2Xor_res function is initialized after the initialization of DCm2Xor: assign a priority to the DCm2Xor_C and DCm2Xor_ channels to enable their initialization if a Synchronization Signal or a Resolver Reference Signal channel is used, wait until the HSR bits are cleared to indicate that initialization of the DCm2Xor_C and DCm2Xor_ channels has completed and assign a priority to the DCm2Xor_sync or DCm2Xor_res channel to enable its initialization A CPU routine that configures the PU can be generated automatically using the MPC5_Quick_Start Graphical Configuration ool. he DCm2Xor_C and DCm2Xor_ PU functions work together to generate 2 pairs of XOR gate inputs. he XOR gate outputs then produce a 2-channel 2- phase center-aligned PWM signal. Unlike the DCmXor, the generated signals are not top-bottom complementary pairs with dead-times but only top-like signals without dead-times. In order to charge the bootstrap transistors, the PWM signals start to run 1.6ms after their initialization (at 2MHz CR1 clock). he functions generate signals corresponding to a value in duty-cycle ratio dc until the first dc value is processed, or for at least for one PWM period. he CPU controls the PWM output by setting the PU parameters. he dutycycle ratio dc and PWM period can be adjusted during run time. he dutycycle ratio dc can gain a value in the range ( 1, 1). he sign controls the motion system direction, while the absolute value controls the amplitude of the applied voltage. he following figures show the input dc value and corresponding XOR gate outputs: 4 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
5 Detailed Function Description dc = -.5 PWM period center-time dc = PWM period center-time dc =.5 PWM period center-time SW1 SW3 motor voltage Host Interface Figure 2. Unipolar switching he following equations describe how the PWM signal transition times SW1_1, SW1_2, SW3_1 and SW3_2 are calculated: dc = dc + dc X = 4 dc Y = 4 SW1_1 SW3_1 = center _ time X = center _ time Y Written By CPU Written By PU SW1_2 = center _ time + X SW3_2 = center _ time + Y Written by both CPU and PU Not Used 3 2 Name able 4. DCm2Xor_C Control Bits Channel Function Select Options DCm2Xor_C function number (Assigned during assembly the DPRAM code from library PU functions) DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 5 For More Information On his Product,
6 3 2 Name Channel Priority Host Service Bits (HSR) Host Sequence Bits (HSQ) Channel Interrupt Enable Channel Interrupt Status Name able 4. DCm2Xor_C Control Bits Options Channel Disabled 1 Low Priority 1 Middle Priority 11 High Priority No Host Service Request 1 Not used 1 Initialization 11 Stop xx Not used x Not used x Not used able 5. DCm2Xor_ Control Bits Channel Function Select Channel Priority Host Service Bits (HSR) Host Sequence Bits (HSQ) Options DCm2Xor_ function number (Assigned during assembly the DPRAM code from library PU functions) Channel Disabled 1 Low Priority 1 Middle Priority 11 High Priority No Host Service Request 1 Not used 1 Not used 11 Not used xx Not used Channel Interrupt Enable x Not used Channel Interrupt Status x Not used 6 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
7 Detailed Function Description able 6. DCm2Xor_C and DCm2Xor_ Parameter RAM Channel Parameter XY_X 1 SW13_2_ch_SW1 2 3 other_ch_sw1 4 dc fault_pinstate time_sw1_2 1 _copy CPU XY_Y 1 SW13_2_ch_SW3 2 3 other_ch_sw3 4 5 sync_presc_addr 6 7 time_sw3_ SW1_1 SW1_2 SW3_1 SW3_2 dc able 7. DCm2Xor_C and DCm2Xor_ parameter description Parameter Format Description Parameters written by CPU 16-bit fractional duty-cycle ratio in the range < 1,1) 16-bit unsigned integer PWM period in number of CR1 PU cycles DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 7 For More Information On his Product,
8 Performance able 7. DCm2Xor_C and DCm2Xor_ parameter description Parameter Format Description CPU14 16-bit unsigned integer ime of 14 IMB clocks in CR1 clocks. sync_presc_addr 8-bit unsigned integer address of synchronization channel prescaler parameter: $X4, where X is synchronization channel number. $ if no synchronization channel is used. Parameters written by PU fault_pinstate or 1 If fault channel is used, state of fault pin:... low 1... high Other parameters are just for PU function inner use. able 8. DCm2Xor_ State Statistics State Max IMB Clock Cycles RAM Accesses by PU S 2 1 SF 2 able 9. DCm2Xor_C State Statistics State Max IMB Clock Cycles RAM Accesses by PU INI 5 1 SOP 52 1 C C2 1 4 Execution times do not include the time slot transition time (S = 1 or 14 IMB clocks) 8 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
9 Detailed Function Description dc > % center-time dc < % center-time SW1_1 C1 C2 C2 SW1_2 SF S SF S SW3_1 C2 C1 C2 SW3_2 SF S SF S flag = 1 link Figure 3. DCm2Xor_C and DCm2Xor_ timing SF S SF S S SF S flag = 1 link Figure 4. DCm2Xor_ state diagram and 3 cases of timing NOE: he timing of the link determines which case accurs. DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 9 For More Information On his Product,
10 INI C1 SOP HSR = 1 C2 HSR = 11 Synchronization signal for DC Motor 2 outputs version XOR version (DCm2Xor_sync) Figure 5. DCm2Xor_C state diagram he DCm2Xor_sync PU function uses information obtained from DCm2Xor_C and DCm2Xor_ functions, the actual PWM center times and the PWM periods. his allows a signal to be generated, that tracks the changes in the PWM period and is always synchronized with the PWM. he synchronization signal is a positive pulse generated repeatedly after the prescaler or presc_copy PWM periods (see next paragraph). he low to high transition of the pulse can be adjusted by a parameter, either negative or positive, to go before or after the PWM period center time of a number of CR1 PU cycles. he pulse width pw is another synchronization signal parameter. move > prescaler = 1 move < prescaler = 2 move pw pw move Figure 6. Synchronization signal adjustment examples 1 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
11 Detailed Function Description Synchronized Change of PWM Prescaler And Synchronization Signal Prescaler he DCm2Xor_sync PU function actually uses the presc_copy parameter instead of the prescaler parameter. he prescaler parameter holds the prescaler value that is copied to the presc_copy by the DCm2Xor_bottom function at the time of the PWM parameters reload. his ensures that new prescaler values for the PWM signals, as well as the synchronization signal, are applied at the same time. Write the synchronization signals prescaler parameter address to the sync_presc_addr parameter to enable this mechanism. Write to disable it, and remember to set the synchronization signal presc_copy parameter instead of the prescaler parameter in this case. Host Interface Written By CPU Written By PU Written by both CPU and PU Not Used 3 2 able 1. DCm2Xor_sync Control Bits Name Channel Function Select Channel Priority Host Service Bits (HSR) Host Sequence Bits (HSQ) Channel Interrupt Enable Channel Interrupt Status Options DCm2Xor_sync function number (Assigned during assembly the DPRAM code from library PU functions) Channel Disabled 1 Low Priority 1 Middle Priority 11 High Priority No Host Service Request 1 Not used 1 Initialization 11 Not used xx Not used Channel Interrupt Disabled 1 Channel Interrupt Enabled Interrupt Not Asserted 1 Interrupt Asserted PU function DCm2Xor_sync generates an interrupt after each low to high transition. DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 11 For More Information On his Product,
12 Performance able 11. DCm2Xor_sync Parameter RAM Channel Parameter move 1 pw 2 prescaler 3 presc_copy 4 time 5 dec 6 _copy Synchronization channel 7 able 12. DCm2Xor_sync parameter description Parameter Format Description Parameters written by CPU move 16-bit signed integer he number of CR1 PU cycles to forego (negative) or come after (positive) the PWM period center time pw 16-bit unsigned integer Synchronization pulse width in number of CR1 PU cycles. prescaler 16-bit unsigned integer he number of PWM periods per synchronization pulse use in case of synchronized prescalers change presc_copy 16-bit unsigned integer he number of PWM periods per synchronization pulse use in case of asynchronized prescalers change Parameters written by PU Other parameters are just for PU function inner use. here is one limitation. he absolute value of parameter move has to be less then a quarter of the PWM period. move < 4 12 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
13 Detailed Function Description able 13. DCm2Xor_sync State Statistics State Max IMB Clock Cycles RAM Accesses by PU INI 12 5 S S2 8 3 S NOE: Execution times do not include the time slot transition time (S = 1 or 14 IMB clocks) HSR = 1 INI S1 S2 S3 S1 S2 Figure 7. DCm2Xor_sync timing S1 S2 S3 Figure 8. DCm2Xor_sync state diagram Resolver Reference Signal for DC Motor 2 outputs version XOR version (DCm2Xor_res) he DCm2Xor_res PU function uses information read from the DCm2Xor_C and DCm2Xor_ functions, the actual PWM center times and the PWM periods. his allows a signal to be generated, which tracks the changes of the PWM period and is always synchronized with the PWM. he resolver reference signal is a 5% duty-cycle signal with a period equal to prescaler or DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 13 For More Information On his Product,
14 synchronization channel presc_copy PWM periods (see next paragraph). he low to high transition of the pulse can be adjusted by a parameter, either negative or positive, to go before or after the PWM period center time of a number of CR1 PU cycles. move > prescaler = 1 move move < prescaler = 2 Synchronized Change of PWM Prescaler And Resolver Reference Signals Prescaler Host Interface move Figure 9. Resolver reference signal adjustment examples he DCm2Xor_res PU function can inherit the Synchronization Signal prescaler that is synchronously changed with PWM prescaler. Write the synchronization signals presc_copy parameter address to the presc_addr parameter to enable this mechanism. Write to disable it, and in this case set prescaler parameter to directly specify prescaler value. 3 2 Written By CPU Written By PU able 14. DCm2Xor_res Control Bits Name Channel Function Select Channel Priority Written by both CPU and PU Not Used Options DCm2Xor_res function number (Assigned during assembly the DPRAM code from library PU functions) Channel Disabled 1 Low Priority 1 Middle Priority 11 High Priority 14 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
15 Detailed Function Description able 14. DCm2Xor_res Control Bits Name Host Service Bits (HSR) Host Sequence Bits (HSQ) Options No Host Service Request 1 Not used 1 Initialization 11 Not used xx Not used Channel Interrupt Enable x Not used Channel Interrupt Status x Not used able 15. DCm2Xor_res Parameter RAM Channel Parameter move 1 2 presc_addr 3 prescaler 4 time 5 dec 6 _copy 7 Resolver able 16. DCm2Xor_res parameter description Parameter Format Description Parameters written by CPU move 16-bit signed integer he number of CR1 PU cycles to forego (negative) or come after (positive) the PWM period center time presc_addr 16-bit unsigned integer $X6, where X is a number of Synchronization Signal channel, to inherit Sync. channel prescaler or $ to enable direct specification of prescaler value in prescaler parameter DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 15 For More Information On his Product,
16 able 16. DCm2Xor_res parameter description Parameter Format Description prescaler 1, 2, 4, 6, 8, 1, 12, 14,... he number of PWM periods per synchronization pulse use when apresc_addr = Parameters written by PU Other parameters are just for PU function inner use. Performance here is one limitation. he absolute value of parameter move has to be less than a quarter of the PWM period. move < 4 NOE: S1 able 17. DCm2Xor_res State Statistics State Max IMB Clock Cycles RAM Accesses by PU INI 12 5 S S Execution times do not include the time slot transition time (S = 1 or 14 IMB clocks) S3 Figure 1. DCm2Xor_res timing S1 16 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
17 Detailed Function Description HSR = 1 INI S1 S3 Fault Input for DC Motor 2 outputs version XOR version (DCm2Xor_fault) Host Interface Figure 11. DCm2Xor_res state diagram he DCm2Xor_fault is an input PU function that monitors the pin, and if a high to low transition occurs, immediately sets all PWM channels low and cancels all further transitions on them. he PWM channels, as well as the synchronization and resolver reference signal channels (if used), have to be initialized again to start them running. he function returns the actual pinstate as a value of (low) or 1 (high) in the parameter fault_pinstate. he parameter is placed on the SW1_1 channel to keep the fault channel parameter space free. 3 2 Written By CPU Written By PU able 18. DCm2Xor_fault Control Bits Name Channel Function Select Channel Priority Written by both CPU and PU Not Used Options DCm2Xor_fault function number (Assigned during assembly the DPRAM code from library PU functions) Channel Disabled 1 Low Priority 1 Middle Priority 11 High Priority DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 17 For More Information On his Product,
18 able 18. DCm2Xor_fault Control Bits Name Host Service Bits (HSR) Host Sequence Bits (HSQ) Options No Host Service Request 1 Not used 1 Initialization 11 Not used xx Not used Channel Interrupt Enable Channel Interrupt Disabled 1 Channel Interrupt Enabled Channel Interrupt Status Interrupt Not Asserted 1 Interrupt Asserted PU function DCm2Xor_fault generates an interrupt when a high to low transition appears. able 19. DCm2Xor_fault Parameter RAM Channel Parameter Fault input able 2. DCm2Xor_fault parameter description Parameter Format Description Parameters written by PU fault_pinstate or 1 State of fault pin:... low 1... high 18 DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) For More Information On his Product,
19 Detailed Function Description Performance able 21. DCm2Xor_fault State Statistics State Max IMB Clock Cycles RAM Accesses by PU INI 8 2 FAUL 58 2 NO_FAUL 4 1 NOE: Execution times do not include the time slot transition time (S = 1 or 14 IMB clocks) FAUL NO_FAUL HSR = 1 INI Figure 12. DCm2Xor_fault timing FAUL NO_FAUL Figure 13. DCm2Xor_fault state diagram DC Motor 2 outputs version XOR version PU Function Set (DCm2Xor) 19 For More Information On his Product,
20 Rev. 5/23 For More Information On his Product,
Freescale Semiconductor, I
nc. Application Note Rev. 0, 5/2003 DC Motor XOR version PU Function Set (DCmXor) By Milan Brejl, Ph.D. Functional Overview SW1_1 SW1_2 SW2_1 SW2_2 SW3_1 SW3_2 he DC Motor XOR version (DCmXor) PU function
More informationFreescale Semiconductor, I
Application Note Rev. 0, 5/2003 Standard Space Vector Modulation with Dead-ime Correction PU Function Set (svmstddt) By Milan Brejl, Ph.D. Functional Overview he Standard Space Vector Modulation with Dead-ime
More informationFreescale Semiconductor, I
Application Note Rev., 5/3 3Sin with Dead-ime Correction XOR version PU Function Set (3SinDtXor) By Milan Brejl, Ph.D. Functional Overview A1 A AB1 AB B1 B he 3-Phase Sine Wave Generator with Dead-ime
More informationnc. Function Set Configuration The 32LQD is the main function of the set. It can be used either alone, with one of the supporting functions, or with b
nc. Rev. 0, 5/2003 32-bit Linear Quadrature Decoder TPU Function Set (32LQD) By Milan Brejl, Ph.D. Functional Overview 32-bit Linear Quadrature Decoder (32LQD) TPU Function Set is useful for decoding position,
More informationFreescale Semiconductor, I
Application Note Rev. 0, 5/2003 16-bit Quadrature Decoder TPU Function Set (16QD) By Milan Brejl, Ph.D. Functional Overview The 16-bit Quadrature Decoder (16QD) TPU Function Set is useful for decoding
More informationMultichannel PWM TPU Function (MCPWM)
APPLICATION NOTE Order this document by TPUPN05/D Multichannel PWM TPU Function (MCPWM) by Jeff Wright 1 Functional Overview This TPU output function uses externally-gated multiple channels to produce
More informationCourse Introduction. Content 20 pages 3 questions. Learning Time 30 minutes
Purpose The intent of this course is to provide you with information about the main features of the S08 Timer/PWM (TPM) interface module and how to configure and use it in common applications. Objectives
More informationUsing the HCS08 TPM Module In Motor Control Applications
Pavel Grasblum Using the HCS08 TPM Module In Motor Control Applications Designers can choose from a wide range of microcontrollers to provide digital control for variable speed drives. Microcontrollers
More informationFreescale Semiconductor, I SECTION 11 TIME PROCESSOR UNIT
nc. SECTION 11 TIME PROCESSOR UNIT The time processor unit (TPU) is an intelligent, semi-autonomous microcontroller designed for timing control. Operating simultaneously with the CPU32, the TPU schedules
More informationPWM System. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff
PWM System 1 Pulse Width Modulation (PWM) Pulses are continuously generated which have different widths but the same period between leading edges Duty cycle (% high) controls the average analog voltage
More informationHello, and welcome to this presentation of the FlexTimer or FTM module for Kinetis K series MCUs. In this session, you ll learn about the FTM, its
Hello, and welcome to this presentation of the FlexTimer or FTM module for Kinetis K series MCUs. In this session, you ll learn about the FTM, its main features and the application benefits of leveraging
More informationVORAGO Timer (TIM) subsystem application note
AN1202 VORAGO Timer (TIM) subsystem application note Feb 24, 2017, Version 1.2 VA10800/VA10820 Abstract This application note reviews the Timer (TIM) subsystem on the VA108xx family of MCUs and provides
More informationPeriod/Pulse-Width Accumulator TPU Function (PPWA)
SEMICONDUCTOR PROGRAMMING NOTE Order this document by TPUPN/D Period/Pulse-Width Accumulator TPU Function (PPWA) by Mark Maiolani and Sharon Darley Function Overview The period/pulse-width accumulator
More informationPAK-VIIIa Pulse Coprocessor Data Sheet by AWC
PAK-VIIIa Pulse Coprocessor Data Sheet 2000-2003 by AWC AWC 310 Ivy Glen League City, TX 77573 (281) 334-4341 http://www.al-williams.com/awce.htm V1.6 30 Aug 2003 Table of Contents Overview...1 If You
More informationFor reference only Refer to the latest documents for details
STM32F3 Technical Training For reference only Refer to the latest documents for details General Purpose Timers (TIM2/3/4/5 - TIM12/13/14 - TIM15/16/17 - TIM6/7/18) TIM2/5 TIM3/4/19 TIM12 TIM15 TIM13/14
More informationFixed-function (FF) implementation for PSoC 3 and PSoC 5 devices
2.40 Features 8- or 16-bit resolution Multiple pulse width output modes Configurable trigger Configurable capture Configurable hardware/software enable Configurable dead band Multiple configurable kill
More information16-Bit Hardware Pulse Width Modulator Data Sheet
48. 16-Bit Hardware Pulse Width Modulator User Module Data Sheet 16-Bit Hardware Pulse Width Modulator Data Sheet PWM16HW PWM16HW Copyright 2009 Cypress Semiconductor Corporation. All Rights Reserved.
More informationUsing the Z8 Encore! XP Timer
Application Note Using the Z8 Encore! XP Timer AN013104-1207 Abstract Zilog s Z8 Encore! XP microcontroller consists of four 16-bit reloadable timers that can be used for timing, event counting or for
More informationIowa State University Electrical and Computer Engineering. E E 452. Electric Machines and Power Electronic Drives
Electrical and Computer Engineering E E 452. Electric Machines and Power Electronic Drives Laboratory #5 Buck Converter Embedded Code Generation Summary In this lab, you will design the control application
More informationHardware Flags. and the RTI system. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff
Hardware Flags and the RTI system 1 Need for hardware flag Often a microcontroller needs to test whether some event has occurred, and then take an action For example A sensor outputs a pulse when a model
More information16-Bit PWM Dead Band Generator Data Sheet
44. 16-Bit PWM Dead Band Generator 16-Bit PWM Dead Band Generator Data Sheet Copyright 2002-2009 Cypress Semiconductor Corporation. All Rights Reserved. PWMDB16 PSoC Blocks API Memory (Bytes) Pins (per
More informationGrundlagen Microcontroller Counter/Timer. Günther Gridling Bettina Weiss
Grundlagen Microcontroller Counter/Timer Günther Gridling Bettina Weiss 1 Counter/Timer Lecture Overview Counter Timer Prescaler Input Capture Output Compare PWM 2 important feature of microcontroller
More informationFixed-function (FF) implementation for PSoC 3 and PSoC 5LP devices
3.30 Features 8- or 16-bit resolution Multiple pulse width output modes Configurable trigger Configurable capture Configurable hardware/software enable Configurable dead band Multiple configurable kill
More informationHigh Resolution Pulse Generation
High Resolution Pulse Generation An Application Note for the NS9360 Processor www.digi.com 90001138 2009 Digi International Inc. All Rights Reserved. Digi, Digi International, and the Digi logo are trademarks
More informationCprE 288 Introduction to Embedded Systems (Output Compare and PWM) Instructors: Dr. Phillip Jones
CprE 288 Introduction to Embedded Systems (Output Compare and PWM) Instructors: Dr. Phillip Jones 1 Announcements HW8: Due Sunday 10/29 (midnight) Exam 2: In class Thursday 11/9 This object detection lab
More informationEIE/ENE 334 Microprocessors
EIE/ENE 334 Microprocessors Lecture 13: NuMicro NUC140 (cont.) Week #13 : Dejwoot KHAWPARISUTH Adapted from http://webstaff.kmutt.ac.th/~dejwoot.kha/ NuMicro NUC140: Technical Ref. Page 2 Week #13 NuMicro
More informationMigrate PWM from MC56F8013 to MC How to set up the PWM peripheral on the MC56F8247 using the setting of the PWM on the MC56F8013
Freescale Semiconductor Application Note Document Number: AN4319 Rev. 0, 06/2011 Migrate PWM from MC56F8013 to MC568247 How to set up the PWM peripheral on the MC56F8247 using the setting of the PWM on
More informationTimer A (0 and 1) and PWM EE3376
Timer A (0 and 1) and PWM EE3376 General Peripheral Programming Model l l l l Each peripheral has a range of addresses in the memory map peripheral has base address (i.e. 0x00A0) each register used in
More informationPulse Width Modulation TPU Function (PWM)
SEMICONDUCTOR PROGRAMMING NOTE Order this document by TPUPN7/D Pulse Width Modulation TPU Function (PWM) By Kevin Anderson Functional Overview This output function generates a pulse-width-modulated waveform
More informationHello, and welcome to this presentation of the STM32 Infrared Timer. Features of this interface allowing the generation of various IR remote control
Hello, and welcome to this presentation of the STM32 Infrared Timer. Features of this interface allowing the generation of various IR remote control protocols will be presented. 1 The Infrared Timer peripheral
More informationUG0362 User Guide Three-phase PWM v4.1
UG0362 User Guide Three-phase PWM v4.1 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996
More informationDS1075 EconOscillator/Divider
EconOscillator/Divider www.dalsemi.com FEATURES Dual Fixed frequency outputs (30 KHz - 100 MHz) User-programmable on-chip dividers (from 1-513) User-programmable on-chip prescaler (1, 2, 4) No external
More informationRochester Institute of Technology Real Time and Embedded Systems: Project 2a
Rochester Institute of Technology Real Time and Embedded Systems: Project 2a Overview: Design and implement a STM32 Discovery board program exhibiting multitasking characteristics in simultaneously controlling
More informationEVDP610 IXDP610 Digital PWM Controller IC Evaluation Board
IXDP610 Digital PWM Controller IC Evaluation Board General Description The IXDP610 Digital Pulse Width Modulator (DPWM) is a programmable CMOS LSI device, which accepts digital pulse width data from a
More informationMTY (81)
This manual describes the option "d" of the SMT-BD1 amplifier: Master/slave electronic gearing. The general information about the digital amplifier commissioning are described in the standard SMT-BD1 manual.
More informationDS1073 3V EconOscillator/Divider
3V EconOscillator/Divider wwwmaxim-iccom FEATURES Dual fixed-frequency outputs (30kHz to 100MHz) User-programmable on-chip dividers (from 1 to 513) User-programmable on-chip prescaler (1, 2, 4) No external
More informationRC Servo Control Via TPU
RC Servo Control Via TPU If you ve ever wanted to control RC servos without any additional hardware, then pay attention to this project because that s just what Jeff has done. By designing a time processor
More informationHardware-In-the-Loop simulator for turboprop and turboshaft engine control units
Hardware-In-the-Loop simulator for turboprop and turboshaft engine control units J. Vejlupek, M. Jasanský, V. Lamberský, R. Grepl Abstract This paper presents the development and implementation of the
More informationAP08022 C504 / C508. Generating sinusoidal 3-Phase- Currents for Induction Maschines with a time-optimezed algorithm for the Capture Compare Unit
C504 / C508 Application te, V 1.1, Feb. 2004 Generating sinusoidal 3-Phase- Currents for Induction Maschines with a time-optimezed algorithm for the Capture Compare Unit. AP08022 Microcontrollers Never
More informationSelect the single most appropriate response for each question.
ECE 362 Final Lab Practical - 1 - Practice Exam / Solution PART 1: Multiple Choice Select the single most appropriate response for each question. Note that none of the above MAY be a VALID ANSWER. (Solution
More informationDS1075. EconOscillator/Divider PRELIMINARY FEATURES PIN ASSIGNMENT FREQUENCY OPTIONS
PRELIMINARY EconOscillator/Divider FEATURES Dual Fixed frequency outputs (200 KHz 100 MHz) User programmable on chip dividers (from 1 513) User programmable on chip prescaler (1, 2, 4) No external components
More informationEE 314 Spring 2003 Microprocessor Systems
EE 314 Spring 2003 Microprocessor Systems Laboratory Project #9 Closed Loop Control Overview and Introduction This project will bring together several pieces of software and draw on knowledge gained in
More informationA New Method for No-Clock-Head (NCH) Servo Track Writing
July 10, 2003 A New Method for No-Clock-Head (NCH) Servo Track Writing c 2002, C. Bond 1 Background A fundamental recording problem which distinguishes servo track writing from data storage and retrieval
More informationAC Induction Motor (ACIM) Control using a Digital Signal Controller (DSC)
Research Journal of Applied Sciences, Engineering and Technology 4(19): 3740-3745, 2012 ISSN: 2040-7467 Maxwell Scientific Organization, 2012 Submitted: March 07, 2012 Accepted: March 30, 2012 Published:
More informationdspic30f Quadrature Encoder Interface Module
DS Digital Signal Controller dspic30f Quadrature Encoder Interface Module 2005 Microchip Technology Incorporated. All Rights Reserved. dspic30f Quadrature Encoder Interface Module 1 Welcome to the dspic30f
More informationLow Energy Timer. AN Application Note. Introduction
...the world's most energy friendly microcontrollers Low Energy Timer AN0026 - Application Note Introduction This application note gives an overview of the Low Energy Timer (LETIMER) and demonstrates how
More informationCourse Introduction. Purpose. Objectives. Content 26 pages 4 questions. Learning Time 40 minutes
Course Introduction Purpose This module provides an overview of sophisticated peripheral functions provided by the MCUs in the M32C series, devices at the top end of the M16C family. Objectives Gain a
More information6.111 Lecture # 19. Controlling Position. Some General Features of Servos: Servomechanisms are of this form:
6.111 Lecture # 19 Controlling Position Servomechanisms are of this form: Some General Features of Servos: They are feedback circuits Natural frequencies are 'zeros' of 1+G(s)H(s) System is unstable if
More informationMC9S08MP16 High Speed BLDC Sensorless Drive Petr Staszko Freescale Czech System Laboratories Roznov pod Radhostem, Czech Republic
Freescale Semiconductor Application Note Document Number: AN4142 Rev. 0, 10/2010 MC9S08MP16 High Speed BLDC Sensorless Drive by: Petr Staszko Freescale Czech System Laboratories Roznov pod Radhostem, Czech
More informationNicolò Antonante Kristian Bergaplass Mumba Collins
Norwegian University of Science and Technology TET4190 Power Electronics for Renewable Energy Mini-project 19 Power Electronics in Motor Drive Application Nicolò Antonante Kristian Bergaplass Mumba Collins
More informationCounter/Timers in the Mega8
Counter/Timers in the Mega8 The mega8 incorporates three counter/timer devices. These can: Be used to count the number of events that have occurred (either external or internal) Act as a clock Trigger
More informationPAK-Vb/c PWM Coprocessor Data Sheet by AWC
PAK-Vb/c PWM Coprocessor Data Sheet 1998-2003 by AWC AWC 310 Ivy Glen League City, TX 77573 (281) 334-4341 http://www.al-williams.com/awce.htm V1.8 23 Oct 2003 Table of Contents Overview...1 If You Need
More informationPWMLib PWM Library. Jim Schimpf. Document Number: PAN Revision Number: April Pandora Products. 215 Uschak Road Derry, PA 15627
PWMLib Jim Schimpf Document Number: Revision Number: 0.8 Pandora Products. 215 Uschak Road Derry, PA 15627 Creative Commons Attribution 4.0 International License 2015 Pandora Products. All other product
More informationTopics Introduction to Microprocessors
Topics 2244 Introduction to Microprocessors Chapter 8253 Programmable Interval Timer/Counter Suree Pumrin,, Ph.D. Interfacing with 886/888 Programming Mode 2244 Introduction to Microprocessors 2 8253/54
More informationChapter 6 PROGRAMMING THE TIMERS
Chapter 6 PROGRAMMING THE TIMERS Force Outputs on Outcompare Input Captures Programmabl e Prescaling Prescaling Internal clock inputs Timer-counter Device Free Running Outcompares Lesson 2 Free Running
More informationAgilent E4832A ParBERT 675 Mb/s Data Module Agilent E4838A ParBERT 675 Mb/s Generator Front-End Agilent E4835A ParBERT 675 Mb/s Analyzer Front-End
Agilent E4832A ParBERT 675 Mb/s Data Module Agilent E4838A ParBERT 675 Mb/s Generator Front-End Agilent E4835A ParBERT 675 Mb/s Analyzer Front-End Technical Specifications E4832A 675 Mb/s generator/analyzer
More informationINTERFACING WITH INTERRUPTS AND SYNCHRONIZATION TECHNIQUES
Faculty of Engineering INTERFACING WITH INTERRUPTS AND SYNCHRONIZATION TECHNIQUES Lab 1 Prepared by Kevin Premrl & Pavel Shering ID # 20517153 20523043 3a Mechatronics Engineering June 8, 2016 1 Phase
More informationHello and welcome to this Renesas Interactive Course that provides an overview of the timers found on RL78 MCUs.
Hello and welcome to this Renesas Interactive Course that provides an overview of the timers found on RL78 MCUs. 1 The purpose of this course is to provide an introduction to the RL78 timer Architecture.
More informationCHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER
65 CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 4.1 INTRODUCTION Many control strategies are available for the control of IMs. The Direct Torque Control (DTC) is one of the most
More informationECOM 4311 Digital System Design using VHDL. Chapter 9 Sequential Circuit Design: Practice
ECOM 4311 Digital System Design using VHDL Chapter 9 Sequential Circuit Design: Practice Outline 1. Poor design practice and remedy 2. More counters 3. Register as fast temporary storage 4. Pipelined circuit
More informationMicroprocessor & Interfacing Lecture Programmable Interval Timer
Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E
More informationEE251: Thursday October 25
EE251: Thursday October 25 Review SysTick (if needed) General-Purpose Timers A Major Topic in ECE251 An entire section (11) of the TM4C Data Sheet Basis for Lab #8, starting week after next Homework #5
More informationApplication Note, V1.2, Feb AP TriCore. 3-phase complementary PWM with hardware triggered ADC conversion.
Application Note, V1.2, Feb. 2011 TriCore AP32135 3-phase complementary PWM with hardware triggered ADC conversion Microcontrollers Edition 2011-02 Published by Infineon Technologies AG 81726 München,
More informationEEL 4744C: Microprocessor Applications Lecture 8 Timer Dr. Tao Li
EEL 4744C: Microprocessor Applications Lecture 8 Timer Reading Assignment Software and Hardware Engineering (new version): Chapter 14 SHE (old version): Chapter 10 HC12 Data Sheet: Chapters 12, 13, 11,
More informationReading Assignment. Timer. Introduction. Timer Overview. Programming HC12 Timer. An Overview of HC12 Timer. EEL 4744C: Microprocessor Applications
Reading Assignment EEL 4744C: Microprocessor Applications Lecture 8 Timer Software and Hardware Engineering (new version): Chapter 4 SHE (old version): Chapter 0 HC Data Sheet: Chapters,,, 0 Introduction
More informationSection 35. Output Compare with Dedicated Timer
Section 35. Output Compare with Dedicated Timer HIGHLIGHTS This section of the manual comprises the following major topics: 35.1 Introduction... 35-2 35.2 Output Compare Registers... 35-3 35.3 Modes of
More informationMICROCONTROLLER TUTORIAL II TIMERS
MICROCONTROLLER TUTORIAL II TIMERS WHAT IS A TIMER? We use timers every day - the simplest one can be found on your wrist A simple clock will time the seconds, minutes and hours elapsed in a given day
More informationECE251: Tuesday October 3 0
ECE251: Tuesday October 3 0 Timer Module Continued Review Pulse Input Characterization Output Pulses Pulse Count Capture Homework #6 due Thursday Lab 7 (Maskable Interrupts/ SysTick Timer) this week. Significant
More informationAVR PWM 11 Aug In the table below you have symbols used in the text. The meaning of symbols is the same in the entire guide.
Aquaticus PWM guide AVR PWM 11 Aug 29 Introduction This guide describes principles of PWM for Atmel AVR micro controllers. It is not complete documentation for PWM nor AVR timers but tries to lighten some
More informationCSCI1600 Lab 4: Sound
CSCI1600 Lab 4: Sound November 1, 2017 1 Objectives By the end of this lab, you will: Connect a speaker and play a tone Use the speaker to play a simple melody Materials: We will be providing the parts
More informationSECTION 6 SERIAL AUDIO INTERFACE
nc. SECTION 6 SERIAL AUDIO INTERFACE MOTOROLA DSP5611 User s Manual 6-1 Serial Audio Interface nc. 6.1 INTRODUCTION.................................. 6-3 6.2 SERIAL AUDIO INTERFACE INTERNAL ARCHITECTURE
More informationEEE3410 Microcontroller Applications Department of Electrical Engineering Lecture 11 Motor Control
EEE34 Microcontroller Applications Department of Electrical Engineering Lecture Motor Control Week 3 EEE34 Microcontroller Applications In this Lecture. Interface 85 with the following output Devices Optoisolator
More informationEE 308 Spring 2013 The MC9S12 Pulse Width Modulation System
The MC9S12 Pulse Width Modulation System o Introduction to PWM o Review of the Output Compare Function o Using Output Compare to generate a PWM signal o Registers used to enable the Output Capture Function
More information8XC51FA FB FC PCA Cookbook
APPLICATION NOTE 8XC51FAFBFC PCA Cookbook February 1990 Order Number 270851-001 Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including
More informationCapture/Compare/PWM/Timer (MCCP and SCCP)
Capture/Compare/PWM/Timer (MCCP and SCCP) HIGHLIGHTS This section of the manual contains the following major topics: 1.0 Introduction... 2 2.0 Registers... 3 3.0 Register Map... 4 4.0 Time Base Generator...
More informationLab 5 Timer Module PWM ReadMeFirst
Lab 5 Timer Module PWM ReadMeFirst Lab Folder Content 1) ReadMeFirst 2) Interrupt Vector Table 3) Pin out Summary 4) DriverLib API 5) SineTable Overview In this lab, we are going to use the output hardware
More informationAR-DN-RS232. An-10 / Rapid RS232 Interface. Product Guide. Overview. Features
AR-DN-RS232 An-10 / Rapid RS232 Interface Product Guide Overview The AR-DN-RS232 is a device that is used as a 2 way gateway between third party systems and the CP An-10 or Rapid lighting control systems
More informationA Sequencing LSI for Stepper Motors PCD4511/4521/4541
A Sequencing LSI for Stepper Motors PCD4511/4521/4541 The PCD4511/4521/4541 are excitation control LSIs designed for 2-phase stepper motors. With just one of these LSIs and a stepper motor driver IC (e.g.
More informationOBSOLETE. Bus Compatible Digital PWM Controller, IXDP 610 IXDP 610
Bus Compatible Digital PWM Controller, IXDP 610 Description The IXDP610 Digital Pulse Width Modulator (DPWM) is a programmable CMOS LSI device which accepts digital pulse width data from a microprocessor
More informationDRM100 Designer Reference Manual. Devices Supported: 56F801X
DRM100 Designer Reference Manual Devices Supported: 56F801X Document Number: DRM100 Rev. 0 06/2008 Contents Chapter 1 Introduction 1.1 Introduction... 9 1.2 Freescale Digital Signal Controller Advantages
More informationAN2581 Application note
AN2581 Application note STM32F10xxx TIM application examples Introduction This application note is intended to provide practical application examples of the STM32F10xxx TIMx peripheral use. This document,
More informationDS2165Q 16/24/32kbps ADPCM Processor
16/24/32kbps ADPCM Processor www.maxim-ic.com FEATURES Compresses/expands 64kbps PCM voice to/from either 32kbps, 24kbps, or 16kbps Dual fully independent channel architecture; device can be programmed
More informationThe MC9S12 Pulse Width Modulation System. Pulse Width Modulation
The MC9S12 Pulse Width Modulation System o Introduction to PWM o Review of the Output Compare Function o Using Output Compare to generate a PWM signal o Registers used to enable the Output Capture Function
More informationPulse period. Pulse low width. Pulse high width. Pulse high width. Pulse high width Pulse period
APPLICATION NOTE SH7046 Group 1. Specifications Positive-phase and negative-phase 3-phase pulse (duty pulse) output is performed that allows the pulse high width and duty to be varied, as shown in figure
More informationSection 30. Capture/Compare/PWM/Timer (MCCP and SCCP)
Section 30. Capture/Compare/PWM/Timer (MCCP and SCCP) HIGHLIGHTS This section of the manual contains the following major topics: 30.1 Introduction... 30-2 30.2 Registers... 30-3 30.3 Time Base Generator...
More informationF²MC-8FX/16LX/16FX/FR FAMILY BLDC DRIVE WITH THE PPG
Fujitsu Microelectronics Europe Application Note MCU-AN-300020-E-V10 F²MC-8FX/16LX/16FX/FR FAMILY 8/16/32-BIT MICROCONTROLLER ALL SERIES BLDC DRIVE WITH THE PPG APPLICATION NOTE Revision History Revision
More informationEE 308 Spring S12 SUBSYSTEMS: PULSE WIDTH MODULATION, A/D CONVERTER, AND SYNCHRONOUS SERIAN INTERFACE
9S12 SUBSYSTEMS: PULSE WIDTH MODULATION, A/D CONVERTER, AND SYNCHRONOUS SERIAN INTERFACE In this sequence of three labs you will learn to use the 9S12 S hardware sybsystem. WEEK 1 PULSE WIDTH MODULATION
More informationMicrocontrollers: Lecture 3 Interrupts, Timers. Michele Magno
Microcontrollers: Lecture 3 Interrupts, Timers Michele Magno 1 Calendar 07.04.2017: Power consumption; Low power States; Buses, Memory, GPIOs 20.04.2017 Serial Communications 21.04.2017 Programming STM32
More informationLab Exercise 9: Stepper and Servo Motors
ME 3200 Mechatronics Laboratory Lab Exercise 9: Stepper and Servo Motors Introduction In this laboratory exercise, you will explore some of the properties of stepper and servomotors. These actuators are
More informationJaguar Motor Controller (Stellaris Brushed DC Motor Control Module with CAN)
Jaguar Motor Controller (Stellaris Brushed DC Motor Control Module with CAN) 217-3367 Ordering Information Product Number Description 217-3367 Stellaris Brushed DC Motor Control Module with CAN (217-3367)
More informationTimer 0 Modes of Operation. Normal Mode Clear Timer on Compare Match (CTC) Fast PWM Mode Phase Corrected PWM Mode
Timer 0 Modes of Operation Normal Mode Clear Timer on Compare Match (CTC) Fast PWM Mode Phase Corrected PWM Mode PWM - Introduction Recall: PWM = Pulse Width Modulation We will mostly use it for controlling
More informationSTSPIN L6480 and L6482. ST motor drivers are moving the future
STSPIN L6480 and L6482 ST motor drivers are moving the future Digital. Accurate. Versatile. 2 The L6480 and L6482 ICs integrate a complex logic core providing a set of high-level features Current control
More informationPulse Width Modulation
ECEn 621" Computer Arithmetic" Project Notes Week 1 Pulse Width Modulation 1 Pulse Width Modulation A method of regulating the amount of voltage delivered to a load. The average value of the voltage fed
More informationDASL 120 Introduction to Microcontrollers
DASL 120 Introduction to Microcontrollers Lecture 2 Introduction to 8-bit Microcontrollers Introduction to 8-bit Microcontrollers Introduction to 8-bit Microcontrollers Introduction to Atmel Atmega328
More informationThe DC Machine Laboration 3
EIEN25 - Power Electronics: Devices, Converters, Control and Applications The DC Machine Laboration 3 Updated February 19, 2018 1. Before the lab, look through the manual and make sure you are familiar
More informationThree-phase PWM. UG0655 User Guide
Three-phase PWM UG0655 User Guide Table of Contents Introduction... 3 Inverter Bridge for AC Motors... 3 Generating Center Aligned PWM... 4 Dead Time and Delay time... 5 Hardware Implementation... 6 Inputs
More information1 Introduction. Freescale Semiconductor Application Note. Document Number: AN4386 Rev. 0, 01/2012
Freescale Semiconductor Application Note Document Number: AN4386 Rev. 0, 01/2012 Implementing on the MC56F8257 A Single Phase Two-Channel Interleaved Critical Conduction Mode by: Petr Frgal System Application
More informationAP XC866. Optimized Space Vector Modulation and Over-modulation with the XC866. Microcontrollers. Application Note, V 2.0, Sept.
Application Note, V 2.0, Sept. 2005 AP0803620 XC866 Optimized Space Vector Modulation and Over-modulation with the XC866 Microcontrollers Never stop thinking. XC866 Revision History: 2005-09 V 2.0 Previous
More informationµtasker Document µtasker Hardware Timers
Embedding it better... µtasker Document utaskerhwtimers.doc/0.07 Copyright 2016 M.J.Butcher Consulting Table of Contents 1. Introduction...3 2. Timer Control Interface...3 3. Configuring a Single-Shot
More information5 Channel Multifunctional PWM Controller. HomLiCon LCH5T. Technical Specifications
5 Channel Multifunctional PWM Controller Application Control of groups LED and LED strips Control of relays, small motors, fans, etc. Control models Technical Specifications Number of Channels 5 Color
More information