Amplitude Quantization
|
|
- Lindsey Russell
- 6 years ago
- Views:
Transcription
1 Amplitude Quantization Amplitude quantization Quantization noise Static ADC performance measures Offset Gain INL DNL ADC Testing Code boundary servo Histogram testing EECS Lecture : Amplitude Quantization B. Boser Ideal Quantizer Quantization step (= LSB) N = Bits Full-scale input range: -. ( N -.) Characteristics [] - 8 Quantization error: bounded by / + / for inputs within full-scale range Quantization error [LSB] ADC Input Voltage [/ ] EECS Lecture : Amplitude Quantization B. Boser
2 Quantization Error PDF Uniformly distributed from / + / provided that Busy input Amplitude is many LSBs No overload Not Gaussian! Pdf / Zero mean Variance e + / = / e de = Spectral density white if the joint pdf of the input at different sample times is smooth Ref: W. R. Bennett, Spectra of quantized signals, Bell Syst. Tech. J., vol., pp. -, July / - / error B. Widrow, A study of rough amplitude quantization by means of Nyquist sampling theory, IRE Trans. Circuit Theory, vol. CT-, pp. -, 9. EECS Lecture : Amplitude Quantization B. Boser Signal-to-Quantization Noise Ratio Since if some conditions are met (!) the quantization error is random, it is often referred to as noise In this case, we can define a peak signal-to-quantization noise ratio, SQNR, for sinusoidal inputs: N SQNR = =. =.N +. db N Actual converters do not quite achieve this performance due to other errors, including Electronic noise Deviations from the ideal quantization levels e.g. N SQNR 8 db db 98 db db EECS Lecture : Amplitude Quantization B. Boser
3 Static ADC Errors Deviations of characteristic from ideal staircase Offset Gain error Differential Nonlinearity, DNL Integral Nonlinearity, INL EECS Lecture : Amplitude Quantization B. Boser Offset and Gain Error Characteristics [] Full-scale error Offset error - 8 ADC Input Voltage [LSB] EECS Lecture : Amplitude Quantization B. Boser
4 Differential Nonlinearity Characteristics [] DNL = deviation of bin width from 8 -. LSB DNL error +. LSB DNL error ADC Input Voltage [/ ] EECS Lecture : Amplitude Quantization B. Boser Differential Nonlinearity Characteristics [] Characteristics [] 8 8 Missing code (+./- LSB DNL) Non-monotonic (> LSB DNL) ADC Input Voltage [/ ] ADC Input Voltage [/ ] EECS Lecture : Amplitude Quantization B. Boser 8
5 Large DNL Errors Characteristics [] A converter with DNL larger than LSB could be equivalent an ideal ADC with bit less resolution At right: alternating DNL /+ LSB Quantization error [LSB] ADC Input Voltage [/ ] EECS Lecture : Amplitude Quantization B. Boser 9 Integral Nonlinearity Characteristics [] INL = deviation of actual center of bin from its ideal location A straight line through the endpoints is usually used as reference, i.e. offset and gain errors are ignored in INL calculation -. LSB INL Note that INL errors can be much larger than DNL errors and vice-versa - 8 ADC Input Voltage [/ ] EECS Lecture : Amplitude Quantization B. Boser
6 Monotonicity Monotonicity guaranteed if INL =. LSB The best fit straight line is taken as the reference for determining the INL. This implies DNL = LSB Note: these conditions are sufficient but not necessary for monotonicity Ref: R. J. van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic Publishers, 99. EECS Lecture : Amplitude Quantization B. Boser DAC DNL and INL Ref: Understanding Data Converters, Texas Instruments Application Report SLAA, Mixed-Signal Products, 99. EECS Lecture : Amplitude Quantization B. Boser
7 DNL and INL Testing Code boundary servo Code density (histogram) testing EECS Lecture : Amplitude Quantization B. Boser Code Boundary Servo i Code Input A A<B Digital Comp. B A B i C R C ADC Input V REF ADC f S ADC Output EECS Lecture : Amplitude Quantization B. Boser
8 Code Boundary Servo i and i are small, and C is large, so the ADC analog input moves a small fraction of an LSB each sampling period For a code input of, the ADC analog input settles to the code boundary shown ADC Digital Output V REF ADC Analog Input V REF EECS Lecture : Amplitude Quantization B. Boser Code Input Code Boundary Servo A A<B Digital Comp. B A B i C R C i Good DVM V REF f S ADC ADC Output EECS Lecture : Amplitude Quantization B. Boser
9 Code Boundary Servo A very good digital voltmeter (DVM) measures the analog input voltage corresponding to the desired code boundary DVMs have some interesting properties They can have very high resolutions (8½ decimal digit meters are inexpensive) To achieve stable readings, DVMs average voltage measurements over multiple Hz ac line cycles to filter out pickup in the measurement loop Hz pickup in typical measurement loops is ~mv EECS Lecture : Amplitude Quantization B. Boser Code Boundary Servo A high-accuracy (as opposed to highresolution) DVM is unnecessary The same meter can measure the ADC s voltage reference A high-accuracy ADC reference voltage is likewise unnecessary V REF must be stable to within a fraction of an LSB for the duration of the INL test EECS Lecture : Amplitude Quantization B. Boser 8
10 Code Boundary Servo ADCs of all kinds are notorious for kicking back high-frequency, signal-dependent glitches to their analog inputs R Good DVM V REF f S ADC A magnified view of an analog input glitch follows C EECS Lecture : Amplitude Quantization B. Boser 9 Code Boundary Servo Just before the input is sampled and conversion starts, the analog input is pretty quiet As the converter begins to quantize the signal, it kicks back charge analog input start of conversion /f S time EECS Lecture : Amplitude Quantization B. Boser
11 Code Boundary Servo The difference between what the ADC measures and what the DVM measures is not ADC INL, it s error in the INL measurement analog input DVM measures the average input including the glitch How do we control this error? ADC converts this voltage /f S time EECS Lecture : Amplitude Quantization B. Boser Code Boundary Servo A large C fixes this Good DVM At the expense of longer measurement time (the DVM is slow anyway) R V REF ADC f S C EECS Lecture : Amplitude Quantization B. Boser
12 Histogram Testing Code boundary measurements are slow Long testing time May miss dynamic errors Histogram testing Quantize input with known pdf (e.g. ramp or sinusoid) Derive INL and DNL from deviation of measured pdf from expected result EECS Lecture : Amplitude Quantization B. Boser Histogram Test Setup DNL is usually measured via a code frequency of occurrence histogram Hardware looks like this: V REF Ramp V REF ADC PC EECS Lecture : Amplitude Quantization B. Boser
13 Measuring DNL Error Ramp speed is adjusted to provide an average of outputs of each ADC code (for / LSB resolution) Ramps can be quite slow for high resolution ADCs: ( codes)( conversions/code) conversions/sec =. sec EECS Lecture : Amplitude Quantization B. Boser Histogram of Ideal Bit ADC Characteristics [] 8 Counts 8-8 ADC Input Voltage [/ ] ADC output code EECS Lecture : Amplitude Quantization B. Boser
14 Histogram of Sample Bit ADC Characteristics [] 8 -. LSB DNL +. LSB INL Counts 8 +. LSB DNL - 8 ADC Input Voltage [/ ] ADC output code EECS Lecture : Amplitude Quantization B. Boser DNL from Histogram Remove over-range bins ( and ) Counts, End bins removed 8 ADC output code EECS Lecture : Amplitude Quantization B. Boser 8
15 DNL from Histogram. Scale:. divide by average count. subtract (ideal bins have exactly the average count, which, after normalization, is ) DNL = Counts / Mean(Counts) Result is DNL ADC output code EECS Lecture : Amplitude Quantization B. Boser 9 INL from Histogram The DNL tells us width of all bins (DNL + ) We can use it to reconstruct the exact converter characteristic (having measured only the histogram) by simply adding up all bin-width Reconstructed Characteristic The INL is the deviation from a straight line through the end points - 8 ADC Input Voltage EECS Lecture : Amplitude Quantization B. Boser
16 DNL and INL of Sample ADC Characteristics [] -. LSB DNL DNL [in LSB].. -. DNL and INL of Bit converter (from histogram testing) avg=-.9e-, std.dev=., range=.8 +. LSB INL +. LSB DNL INL [in LSB] - bin.. avg=., std.dev=., range= ADC Input Voltage [/ ] - bin EECS Lecture : Amplitude Quantization B. Boser Sinusoidal Inputs Ramps are limited to slow inputs and may miss dynamic effects Solution: use sinusoidal test signal Raw Histogram of ADC Output Problem: ideal histogram is not flat but has bath-tub shape EECS Lecture : Amplitude Quantization B. Boser
17 Sinusoidal Inputs After correction for sinusoidal pdf. x -. Linearized Histogram.8... EECS Lecture : Amplitude Quantization B. Boser DNL and INL. DNL = +. / - LSB, missing codes (DNL<-.9) DNL [LSB]. -. Ref: [] M. V. Bossche, J. Schoukens, and J. Renneboog, Dynamic Testing and Diagnostics of Converters, IEEE Transactions on Circuits and Systems, vol. CAS-, no. 8, Aug. 98. [] IEEE Standard INL [LSB] - code.. -. INL = +. / -.9 LSB - code EECS Lecture : Amplitude Quantization B. Boser
18 DNL/INL Code function [dnl,inl] = dnl_inl_sin(y); %DNL_INL_SIN % dnl and inl ADC output % input y contains the ADC output % vector obtained from quantizing a % sinusoid % Boris Murmann, Aug % Bernhard Boser, Sept % histogram boundaries minbin=min(y); maxbin=max(y); % histogram h = hist(y, minbin:maxbin); % cumulative histogram ch = cumsum(h); % transition levels T = -cos(pi*ch/sum(h)); % linearized histogram hlin = T(:end) - T(:end-); % truncate at least first and last % bin, more if input did not clip ADC trunc=; hlin_trunc = hlin(+trunc:end-trunc); % calculate lsb size and dnl lsb= sum(hlin_trunc) / (length(hlin_trunc)); dnl= [ hlin_trunc/lsb-]; misscodes = length(find(dnl<-.9)); % calculate inl inl= cumsum(dnl); EECS Lecture : Amplitude Quantization B. Boser DNL/INL Code Test % converter model B = ; % bits range = ^(B-) - ; % thresholds () th = -range:range; % ideal thresholds th() = th()+.; % error DNL [LSB]. -. DNL = +. / -. LSB, missing codes (DNL<-.9) fs = e; fx = 9e + pi; % try fs/! C = round( * ^B / (fs / fx)); code.8 INL = +. / -. LSB t = :/fs:c/fx; x = (range+) * sin(*pi*fx.*t); y = adc(x, th) - ^(B-); hist(y, min(y):max(y)); INL [LSB] code dnl_inl_sin(y); EECS Lecture : Amplitude Quantization B. Boser
19 Limitations of Histogram Testing The histogram (as any ADC test, of course) characterizes one particular converter. Test many devices to get valid statistics. Histogram testing assumes monotonicity. E.g. code flips will not be detected. Dynamic sparkle codes produce only minor DNL/INL errors. E.g.,,,,,,, look at ADC output to detect. Noise not detected or improves DNL. E.g. 9, 9, 9,, 9, 9, 9,, 9,,,, Ref: B. Ginetti and P. Jespers, Reliability of Code Density Test for High Resolution ADCs, Electron. Lett., vol., pp. -, Nov. 99. EECS Lecture : Amplitude Quantization B. Boser
EE247 Lecture 12. Midterm exam Tues. Oct. 23rd
EE Lecture Administrative issues Midterm exam Tues. Oct. rd o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class notes or any other kind of handouts/notes,
More informationEE247 Lecture 12. EE247 Lecture 12
EE47 Lecture Administrative issues Midterm exam Oct. 9th. o You can only bring one 8x paper with notes o No books, class handouts, calculators, computers, cell phones... Final exam date in process of changingfeedback
More informationSummary Last Lecture
EE247 Lecture 3 Data Converters Static testing (continued).. Histogram testing Dynamic tests Spectral testing Reveals ADC errors associated with dynamic behavior i.e. ADC performance as a function of frequency
More informationEE247 Lecture 12. EECS 247 Lecture 12: Data Converters- Testing 2010 H. K. Page 1
Digital Output Code EE247 Lecture 2 Data Converters Data converter testing (continued) Measuring DNL & INL Servo-loop Code density testing (histogram testing) Dynamic tests Spectral testing Reveals ADC
More informationData Converter Topics. Suggested Reference Texts
Data Converter Topics Basic Operation of Data Converters Uniform sampling and reconstruction Uniform amplitude quantization Characterization and Testing Common ADC/DAC Architectures Selected Topics in
More informationEE247 Lecture 11. EECS 247 Lecture 11: Intro. to Data Converters & Performance Metrics 2009 H. K. Page 1. Typical Sampling Process C.T. S.D. D.T.
EE247 Lecture Data converters Sampling, aliasing, reconstruction Amplitude quantization Static converter error sources Offset Full-scale error Differential non-linearity (DNL) Integral non-linearity (INL)
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 11: February 20, 2018 Data Converters, Noise Shaping Lecture Outline! Review: Multi-Rate Filter Banks " Quadrature Mirror Filters! Data Converters " Anti-aliasing
More informationLecture Outline. ESE 531: Digital Signal Processing. Anti-Aliasing Filter with ADC ADC. Oversampled ADC. Oversampled ADC
Lecture Outline ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t)! Data Converters " Anti-aliasing " ADC " Quantization "! Noise Shaping 2 Anti-Aliasing
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More information! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping
Lecture Outline ESE 531: Digital Signal Processing! (con t)! Data Converters Lec 11: February 16th, 2017 Data Converters, Noise Shaping " Anti-aliasing " ADC " Quantization "! Noise Shaping 2! Use filter
More informationImproving histogram test by assuring uniform phase distribution with setting based on a fast sine fit algorithm. Vilmos Pálfi, István Kollár
19 th IMEKO TC 4 Symposium and 17 th IWADC Workshop paper 118 Advances in Instrumentation and Sensors Interoperability July 18-19, 2013, Barcelona, Spain. Improving histogram test by assuring uniform phase
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationData Converter Fundamentals
IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationEE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary
EE47 Lecture 11 Filters (continued) Example: Switched-capacitor filters in CODEC integrated circuits Switched-capacitor filter design summary Comparison of various filter topologies New Topic: Data Converters
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationAnalog to Digital Converters Testing
Analog to Digital Converters Testing António Manuel da Cruz Serra Department of Electrical Engineering and Computers, Instituto Superior Técnico / Instituto de Telecomunicações, Technical University of
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationDiscrete Fourier Transform
Discrete Fourier Transform The DFT of a block of N time samples {a n } = {a,a,a 2,,a N- } is a set of N frequency bins {A m } = {A,A,A 2,,A N- } where: N- mn A m = S a n W N n= W N e j2p/n m =,,2,,N- EECS
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationThe Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing
Data Converters The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing ADC Digital Processing (Computer, DSP...) DAC Real World:
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationSpecifying A D and D A Converters
Specifying A D and D A Converters The specification or selection of analog-to-digital (A D) or digital-to-analog (D A) converters can be a chancey thing unless the specifications are understood by the
More informationADC and DAC converters. Laboratory Instruction
ADC and DAC converters Laboratory Instruction Prepared by: Łukasz Buczek 05.2015 Rev. 2018 1. Aim of exercise The aim of exercise is to learn the basics of the analog-to-digital (ADC) and digital-to-analog
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationComputation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique
Engineering, 2011, 3, 583-587 doi:10.4236/eng.2011.36069 Published Online June 2011 (http://www.scirp.org/journal/eng) Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique
More informationON THE VALIDITY OF THE NOISE MODEL OF QUANTIZATION FOR THE FREQUENCY-DOMAIN AMPLITUDE ESTIMATION OF LOW-LEVEL SINE WAVES
Metrol. Meas. Syst., Vol. XXII (215), No. 1, pp. 89 1. METROLOGY AND MEASUREMENT SYSTEMS Index 3393, ISSN 86-8229 www.metrology.pg.gda.pl ON THE VALIDITY OF THE NOISE MODEL OF QUANTIZATION FOR THE FREQUENCY-DOMAIN
More informationEE247 Lecture 14. To avoid having EE247 & EE 142 or EE290C midterms on the same day, EE247 midterm moved from Oct. 20 th to Thurs. Oct.
Administrative issues EE247 Lecture 14 To avoid having EE247 & EE 142 or EE29C midterms on the same day, EE247 midterm moved from Oct. 2 th to Thurs. Oct. 27 th Homework # 4 due on Thurs. Oct. 2 th H.K.
More informationA-D and D-A Converters
Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog
More informationADC Automated Testing Using LabView Software
Session Number 1320 ADC Automated Testing Using LabView Software Ben E. Franklin, Cajetan M. Akujuobi, Warsame Ali Center of Excellence for Communication Systems Technology Research (CECSTR) Dept. of Electrical
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationNoise Power Ratio for the GSPS
Noise Power Ratio for the GSPS ADC Marjorie Plisch 1 Noise Power Ratio (NPR) Overview Concept History Definition Method of Measurement Notch Considerations Theoretical Values RMS Noise Loading Level 2
More informationDAC & ADC Testing Fundamental
DAC & ADC Testing Fundamental Outline Specifications of DAC Specifications of ADC Test methodology Static specification Histogram method Transfer (and compare) method Dynamic specification FFT Polynomial
More informationThe Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester
TUTORIAL The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! INTRODUCTION by Walt Kester In the 1950s and 1960s, dc performance specifications such as integral nonlinearity,
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationSingle-channel power supply monitor with remote temperature sense, Part 1
Single-channel power supply monitor with remote temperature sense, Part 1 Nathan Enger, Senior Applications Engineer, Linear Technology Corporation - June 03, 2016 Introduction Many applications with a
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationTHE widespread usage of analog-to-digital converters
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 7, JULY 2005 1267 Effective ADC Linearity Testing Using Sinewaves Francisco André Corrêa Alegria, Antonio Moschitta, Paolo Carbone,
More informationA DSP-Based Ramp Test for On-Chip High-Resolution ADC
SUBMITTED TO IEEE ICIT/SSST A DSP-Based Ramp Test for On-Chip High-Resolution ADC Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering, Auburn University, Auburn, AL 36849 weijiang@auburn.edu,
More informationUser-friendly Matlab tool for easy ADC testing
User-friendly Matlab tool for easy ADC testing Tamás Virosztek, István Kollár Budapest University of Technology and Economics, Department of Measurement and Information Systems Budapest, Hungary, H-1521,
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationBased with permission on lectures by John Getty Laboratory Electronics II (PHSX262) Spring 2011 Lecture 9 Page 1
Today 3// Lecture 9 Analog Digital Conversion Sampled Data Acquisition Systems Discrete Sampling and Nyquist Digital to Analog Conversion Analog to Digital Conversion Homework Study for Exam next week
More informationAPPLICATION NOTE. Atmel AVR127: Understanding ADC Parameters. Atmel 8-bit Microcontroller. Features. Introduction
APPLICATION NOTE Atmel AVR127: Understanding ADC Parameters Atmel 8-bit Microcontroller Features Getting introduced to ADC concepts Understanding various ADC parameters Understanding the effect of ADC
More informationHistogram Tests for Wideband Applications
Histogram Tests for Wideband Applications Niclas Björsell 1 and Peter Händel 2 1 University of Gävle, ITB/Electronics, SE-801 76 Gävle, Sweden email: niclas.bjorsell@hig.se, Phone: +46 26 64 8795, Fax:
More informationEE 435. Lecture 32. DAC Design. Parasitic Capacitances. The String DAC
EE 435 Lecture 32 DAC Design The String DAC Parasitic Capacitances . eview from last lecture. DFT Simulation from Matlab . eview from last lecture. Summary of time and amplitude quantization assessment
More informationCompensation of Analog-to-Digital Converter Nonlinearities using Dither
Ŕ periodica polytechnica Electrical Engineering and Computer Science 57/ (201) 77 81 doi: 10.11/PPee.2145 http:// periodicapolytechnica.org/ ee Creative Commons Attribution Compensation of Analog-to-Digital
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationAnalyzing A/D and D/A converters
Analyzing A/D and D/A converters 2013. 10. 21. Pálfi Vilmos 1 Contents 1 Signals 3 1.1 Periodic signals 3 1.2 Sampling 4 1.2.1 Discrete Fourier transform... 4 1.2.2 Spectrum of sampled signals... 5 1.2.3
More informationData Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
More informationDynamic DAC Testing by Registering the Input Code when the DAC output matches a Reference Signal
Dynamic DAC Testing by Registering the Input Code when the DAC output matches a Reference Signal Martin Sekerák 1, Linus Michaeli 1, Ján Šaliga 1, A.Cruz Serra 2 1 Department of Electronics and Telecommunications,
More informationAS CMOS DESIGNS are scaled to smaller technology
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 57, NO. 11, NOVEMBER 2010 2825 Stochastic Flash Analog-to-Digital Conversion Skyler Weaver, Student Member, IEEE, Benjamin Hershberg, Student
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT EE247 Term Project Eddie Ng Mounir Bohsali Professor
More informationEE247 Lecture 15. EE247 Lecture 15
EE47 Lecture 5 Administrative issues Midterm exam postponed to Tues. Oct. 8th o You can only bring one 8x paper with your own written notes (please do not photocopy) o No books, class or any other kind
More informationDigital Calibration for Current-Steering DAC Linearity Enhancement
Digital Calibration for Current-Steering DAC Linearity Enhancement Faculty of Science and Technology, Division of Electronics & Informatics Gunma University Shaiful Nizam Mohyar, Haruo Kobayashi Gunma
More informationEE247 Lecture 14. EE247 Lecture 14
EE47 Lecture 14 Administrative issues Midterm exam postponed to Thurs. Nov. 5th o You can only bring one 8x11 paper with your own written notes (please do not photocopy) o No books, class or any other
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationOutline. Analog/Digital Conversion
Analog/Digital Conversion The real world is analog. Interfacing a microprocessor-based system to real-world devices often requires conversion between the microprocessor s digital representation of values
More informationModule 1: Introduction to Experimental Techniques Lecture 2: Sources of error. The Lecture Contains: Sources of Error in Measurement
The Lecture Contains: Sources of Error in Measurement Signal-To-Noise Ratio Analog-to-Digital Conversion of Measurement Data A/D Conversion Digitalization Errors due to A/D Conversion file:///g /optical_measurement/lecture2/2_1.htm[5/7/2012
More informationON THE BIAS OF TERMINAL BASED GAIN AND OFFSET ESTIMATION USING THE ADC HISTOGRAM TEST METHOD
Metrol. Meas. Syst., Vol. XVIII (2011), No. 1, pp. 3-12 METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-8229 www.metrology.pg.gda.pl ON THE BIAS OF TERMINAL BASED GAIN AND OFFSET ESTIMATION USING
More informationEE247 Lecture 23. EECS 247 Lecture 23 Pipelined ADCs 2008 H.K. Page 1. Pipeline ADC Block Diagram DAC ADC. V res2. Stage 2 B 2.
EE247 Lecture 23 Pipelined ADCs (continued) Effect gain stage, sub-dac non-idealities on overall ADC performance Digital calibration (continued) Correction for inter-stage gain nonlinearity Implementation
More informationAll-digital ramp waveform generator for two-step single-slope ADC
All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,
More informationNoise Measurements Using a Teledyne LeCroy Oscilloscope
Noise Measurements Using a Teledyne LeCroy Oscilloscope TECHNICAL BRIEF January 9, 2013 Summary Random noise arises from every electronic component comprising your circuits. The analysis of random electrical
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationCharacterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit
Characterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit by Sriram Moorthy A thesis presented to the University
More informationCOMPARATIVE ANALYSIS OF DIFFERENT ACQUISITION TECHNIQUES APPLIED TO STATIC AND DYNAMIC CHARACTERIZATION OF HIGH RESOLUTION DAC
XIX IMEKO World Congress Fundamental and Applied Metrology September 6 11, 2009, Lisbon, Portugal COMPARATIVE ANALYSIS OF DIFFERENT ACQUISITION TECHNIQUES APPLIED TO STATIC AND DYNAMIC CHARACTERIZATION
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Ronald Dreslinski University of Michigan Sampling, ADCs, and DACs and more Some slides adapted from Mark Brehob, Prabal Dutta, Jonathan Hui & Steve Reinhardt
More informationChapter 2 Analog-to-Digital Conversion...
Chapter... 5 This chapter examines general considerations for analog-to-digital converter (ADC) measurements. Discussed are the four basic ADC types, providing a general description of each while comparing
More informationDYNAMIC BEHAVIOR MODELS OF ANALOG TO DIGITAL CONVERTERS AIMED FOR POST-CORRECTION IN WIDEBAND APPLICATIONS
XVIII IMEKO WORLD CONGRESS th 11 WORKSHOP ON ADC MODELLING AND TESTING September, 17 22, 26, Rio de Janeiro, Brazil DYNAMIC BEHAVIOR MODELS OF ANALOG TO DIGITAL CONVERTERS AIMED FOR POST-CORRECTION IN
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Final Exam EECS 247 H. Khorramabadi Tues., Dec. 14, 2010 FALL 2010 Name: SID: Total number of
More informationELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FSR 4 V 8 ref 7 V 8 ref Analog Input
More informationMeasuring and generating signals with ADC's and DAC's
Measuring and generating signals with ADC's and DAC's 1) Terms used Full Scale Range, Least Significant Bit (LSB), Resolution, Linearity, Accuracy, Gain Error, Offset, Monotonicity, Conversion time, Settling
More informationTHE APPLICATION WAVELET TRANSFORM ALGORITHM IN TESTING ADC EFFECTIVE NUMBER OF BITS
ABSTRACT THE APPLICATION WAVELET TRANSFORM ALGORITHM IN TESTING EFFECTIVE NUMBER OF BITS Emad A. Awada Department of Electrical and Computer Engineering, Applied Science University, Amman, Jordan In evaluating
More informationTransfer Function DAC architectures/examples Calibrations
Welcome to 046188 Winter semester 2012 Mixed Signal Electronic Circuits Instructor: Dr. M. Moyal Lecture 06 DIGITAL TO ANALOG CONVERTERS Transfer Function DAC architectures/examples Calibrations www.gigalogchip.com
More informationTones. EECS 247 Lecture 21: Oversampled ADC Implementation 2002 B. Boser 1. 1/512 1/16-1/64 b1. 1/10 1 1/4 1/4 1/8 k1z -1 1-z -1 I1. k2z -1.
Tones 5 th order Σ modulator DC inputs Tones Dither kt/c noise EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 th Order Modulator /5 /6-/64 b b b b X / /4 /4 /8 kz - -z - I kz - -z - I k3z
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 11: Sampling, ADCs, and DACs Oct 7, 2014 Some slides adapted from Mark Brehob, Jonathan Hui & Steve Reinhardt
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationSignal Processing for Digitizers
Signal Processing for Digitizers Modular digitizers allow accurate, high resolution data acquisition that can be quickly transferred to a host computer. Signal processing functions, applied in the digitizer
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationOctal, 16-Bit DAC with 5 ppm/ C On-Chip Reference in 14-Lead TSSOP AD5668-EP
Data Sheet Octal, -Bit with 5 ppm/ C On-Chip Reference in -Lead TSSOP FEATURES Enhanced product features Supports defense and aerospace applications (AQEC) Military temperature range ( 55 C to +5 C) Controlled
More informationA COMPARISON OF LEAST SQUARES AND MAXIMUM LIKELIHOOD METHODS BASED ON SINE FITTING IN ADC TESTING
To appear in to Measurement, April 013 A COMPARISON OF LEAST SQUARES AND MAXIMUM LIKELIHOOD METHODS BASED ON SINE FITTING IN ADC TESTING Ján Šalig * István Kollár, Linus Michaeli, Ján Buš Jozef Lipták,
More informationExercise 3: Sound volume robot
ETH Course 40-048-00L: Electronics for Physicists II (Digital) 1: Setup uc tools, introduction : Solder SMD Arduino Nano board 3: Build application around ATmega38P 4: Design your own PCB schematic 5:
More informationAn ADC-BiST Scheme Using Sequential Code Analysis
An ADC-BiST Scheme Using Sequential Code Analysis Erdem S. ERDOGAN and Sule OZEV Duke University Department of Electrical & Computer Engineering Durham, NC USA {ese,sule}@ee.duke.edu Abstract This paper
More informationEqualization. Isolated Pulse Responses
Isolated pulse responses Pulse spreading Group delay variation Equalization Equalization Magnitude equalization Phase equalization The Comlinear CLC014 Equalizer Equalizer bandwidth and noise Bit error
More informationCyber-Physical Systems ADC / DAC
Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal
More informationCHAPTER ELEVEN - Interfacing With the Analog World
CHAPTER ELEVEN - Interfacing With the Analog World 11.1 (a) Analog output = (K) x (digital input) (b) Smallest change that can occur in the analog output as a result of a change in the digital input. (c)
More informationElectronics II Physics 3620 / 6620
Electronics II Physics 3620 / 6620 Feb 09, 2009 Part 1 Analog-to-Digital Converters (ADC) 2/8/2009 1 Why ADC? Digital Signal Processing is more popular Easy to implement, modify, Low cost Data from real
More information