PART N.C. 1 8 V CC V BB 4. Maxim Integrated Products 1
|
|
- Augustus Hampton
- 6 years ago
- Views:
Transcription
1 ; Rev 2; 11/02 ifferential LPECL/LECL/HSTL Receiver/rivers General escription The are low-skew differential receiver/drivers designed for clock and data distribution. The differential input can be adapted to accept a single-ended input by connecting the on-chip BB supply to an input as a reference voltage. The feature ultra-low propagation delay (172ps) and part-to-part skew (20ps) with 24mA maximum supply current, making these devices ideal for clock buffering or repeating. For interfacing to differential HSTL and LPECL signals, these devices operate over a to +3.8 supply range, allowing high-performance clock and data distribution in systems with a nominal +2.5 or +3.3 supply. For differential LECL operation, these devices operate from a to -3.8 supply. Multiple pinouts are provided to simplify routing across a backplane to either side of a double-sided board. Both devices are offered in space-saving 8-pin SOT23, SO, and µmax packages. Precision Clock Buffers Low-Jitter ata Repeaters Applications Features Improved Second Source of the MC10LEP16 (MAX9321) to +3.8 ifferential HSTL/LPECL Operation to -3.8 ifferential LECL Operation Low 17mA Supply Current 20ps Part-to-Part Skew 172ps Propagation elay Minimum 300m Output at 3GHz Output Low for Open Input ES Protection >2k (Human Body Model) On-Chip Reference for Single-Ended Input Available in Thermally Enhanced Exposed-Pad SO Package PART Ordering Information TEMP RANGE PIN- PACKAGE *Future product contact factory for availability. **EP = Exposed pad. TOP MARK MAX9321EKA-T -40 C to +85 C 8 SOT23-8 AALK MAX9321EUA* -40 C to +85 C 8 µmax MAX9321ESA -40 C to +85 C 8 SO M A X A E KA- T -40 C to +85 C 8 SOT23-8 AAIX MAX9321AEUA* -40 C to +85 C 8 µmax MAX9321AESA -40 C to +85 C 8 SO-EP** Pin Configurations MAX kΩ N.C. 5 BB N.C BB 4 MAX kΩ SOT23 µmax/so Pin Configurations continued at end of data sheet. Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim/allas irect! at , or visit Maxim s website at
2 ifferential LPECL/LECL/HSTL Receiver/rivers ABSOLUTE MAXIMUM RATINGS to or to to...±3.0 Continuous Output Current...50mA Surge Output Current...100mA BB Sink/Source Current...±0.6mA Junction-to-Ambient Thermal Resistance in Still Air 8-Pin SOT C/W 8-Pin µmax C/W 8-Pin SO-EP C/W Junction-to-Ambient Thermal Resistance with 500 LFPM Airflow 8-Pin SOT C/W 8-Pin µmax C/W 8-Pin SO C/W Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. C ELECTRICAL CHARACTERISTICS Junction-to-Case Thermal Resistance 8-Pin SOT C/W 8-Pin µmax C/W 8-Pin SO C/W Operating Temperature Range C to +85 C Junction Temperature C Storage Temperature Range C to +150 C ES Protection Human Body Model (,,,, BB )...>2k Soldering Temperature (10s) C ( = to +3.8, outputs loaded with 50Ω ±1% to 2.0. Typical values are at = +3.3, IH = 1, IL = 1.5, unless otherwise noted.) (Notes 1 5) PARAMETER SYMBOL CONITIONS IFFERENTIAL INPUT (, ) -40 C +25 C +85 C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS Single-Ended Input High oltage IH BB connected to ( IL for BB connected to ), Figure Single-Ended Input Low oltage IL BB connected to ( IH for BB connected to ), Figure High oltage of ifferential Input Low oltage of ifferential Input ifferential Input oltage IH IL For < 3.0 IH - IL For Input High Current Input Low Current Input Low Current I IH µa I IL µa I IL µa 2
3 ifferential LPECL/LECL/HSTL Receiver/rivers C ELECTRICAL CHARACTERISTICS (continued) ( = to +3.8, outputs loaded with 50Ω ±1% to 2.0. Typical values are at = +3.3, IH = 1, IL = 1.5, unless otherwise noted.) (Notes 1 5) PARAMETER SYMBOL CONITIONS IFFERENTIAL OUTPUT (, ) Single-Ended Output High oltage Single-Ended Output Low oltage ifferential Output oltage REFERENCE ( BB ) Reference oltage Output (Note 6) OH Figure OL Figure C +25 C +85 C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS OH - OL Figure m BB I BB = ±0.5mA POWER SUPPLY Supply Current (Note 7) I EE ma AC ELECTRICAL CHARACTERISTICS ( = to +3.8, outputs loaded with 50Ω ±1% to 2, input frequency = 1.5GHz, input transition time = 125ps (20% to 80%), IH = to, IL = to 5, IH - IL = 5 to the smaller of 3 or. Typical values are at = 3.3, IH = 1, IL = 1.5, unless otherwise noted.) (Notes 8, 11) PARAMETER SYMBOL CONITIONS -40 C +25 C +85 C UNITS MIN TYP MAX MIN TYP MAX MIN TYP MAX ifferential Input-to- Output elay Part-to-Part Skew (Note 9) t PLH, t PHL Figure ps t SKPP ps Added Random Jitter (Note 10) t RJ f IN = 1.5GHz, Clock pattern f IN = 3.0GHz, Clock pattern ps (RMS) 3
4 ifferential LPECL/LECL/HSTL Receiver/rivers AC ELECTRICAL CHARACTERISTICS (continued) ( = to +3.8, outputs loaded with 50Ω ±1% to 2, input frequency = 1.5GHz, input transition time = 125ps (20% to 80%), IH = to, IL = to 5, IH - IL = 5 to the smaller of 3 or. Typical values are at = 3.3, IH = 1, IL = 1.5, unless otherwise noted.) (Notes 8, 11) PARAMETER SYMBOL CONITIONS Added eterministic Jitter (Note 10) Switching Frequency Output Rise/ Fall Time (20% to 80%) t J f MAX 3.0Gbps PRBS pattern OH - OL 300m, Clock pattern, Figure 2 OH - OL 550m, Clock pattern, Figure 2-40 C +25 C +85 C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS t R, t F Figure ps ps (p-p) GHz Note 1: Guaranteed by design and characterization. Note 2: Measurements are made with the device in thermal equilibrium. Note 3: Current into a pin is defined as positive. Current out of a pin is defined as negative. Note 4: C parameters production tested at T A = +25 C. Guaranteed by design and characterization over the full operating temperature range. Note 5: Single-ended input operation is limited to 3.0. Note 6: Use BB as a reference for inputs on the same device only. Note 7: All pins open except and. Note 8: Guaranteed by design and characterization. Limits are set at ±6 sigma. Note 9: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge transition. Note 10: evice jitter added to the input signal. 4
5 ifferential LPECL/LECL/HSTL Receiver/rivers Typical Operating Characteristics (SO packages) ( = +3.3, = 0, input transition time = 125ps (20% to 80%), IH = 1, IL = 1.5, f IN = 1.5GHz, outputs loaded with 50Ω to 2, T A = +25 C, unless otherwise noted.) SUPPLY CURRENT (ma) SUPPLY CURRENT, I EE vs. TEMPERATURE TEMPERATURE ( C) MAX9321 toc01 OUTPUT AMPLITUE () OUTPUT AMPLITUE, OH - OL vs. FREUENCY FREUENCY (MHz) MAX9321 toc02 TRANSITION TIME (ps) TRANSITION TIME vs. TEMPERATURE t F t R TEMPERATURE ( C) MAX9321 toc03 PROPAGATION ELAY (ps) PROPAGATION ELAY vs. HIGH OLTAGE OF IFFERENTIAL INPUT, IH t PLH IH - IL = 0.5 t PHL IH () MAX9321 toc04 PROPAGATION ELAY (ps) PROPAGATION ELAY vs. TEMPERATURE t PLH t PHL TEMPERATURE ( C) MAX9321 toc05 5
6 ifferential LPECL/LECL/HSTL Receiver/rivers µmax/so PIN SOT23 NAME 1 6 N.C. No Connection Pin escription (MAX9321) FUNCTION 2 3 Noninverting ifferential Input. pulldown to. 3 4 Inverting ifferential Input. 60kΩ pullup to and pulldown to. 4 5 BB reference for single-ended operation. When used, bypass with a 0.01µF ceramic Reference Output oltage. Connect to the inverting or noninverting input to provide a capacitor to ; otherwise leave open. 5 2 Negative Supply oltage 6 7 Inverting Output. Typically terminate with 50Ω resistor to Noninverting Output. Typically terminate with 50Ω resistor to capacitors. Place the capacitors as close to the device as possible with the smaller Positive Supply oltage. Bypass from to with µf and 0.01µF ceramic value capacitor closest to the device. PIN µmax/so SOT23 NAME 1 6 N.C. No Connection Pin escription (MAX9321A) FUNCTION 2 3 Inverting ifferential Input. 60kΩ pullup to and pulldown to. 3 4 Noninverting ifferential Input. pulldown to. 4 5 BB reference for single-ended operation. When used, bypass with a 0.01µF ceramic Reference Output oltage. Connect to the inverting or noninverting input to provide a capacitor to ; otherwise leave open. 5 2 Negative Supply oltage 6 8 Noninverting Output. Typically terminate with 50Ω resistor to Inverting Output. Typically terminate with 50Ω resistor to capacitors. Place the capacitors as close to the device as possible with the smaller Positive Supply oltage. Bypass from to with µf and 0.01µF ceramic value capacitor closest to the device. 6
7 ifferential LPECL/LECL/HSTL Receiver/rivers Figure 1. Switching with Single-Ended Input t PLH IL OH - OL IH - IL t PHL IH BB (CONNECTE TO ) OH OL IH IL OH OH - OL OL 80% 80% 0 (IFFERENTIAL) 0 (IFFERENTIAL) () - () 20% 20% t R t F Figure 2. ifferential Transition Time and Propagation elay Timing iagram etailed escription The are low-skew differential receiver/drivers designed for clock and data distribution. For interfacing to differential HSTL and LPECL signals, these devices operate over a to +3.8 supply range, allowing high-performance clock and data distribution in systems with a nominal +2.5 or +3.3 supply. For differential LECL operation, these devices operate from a to -3.8 supply. Inputs The differential input can be configured to accept a single-ended input when operating at approximately = 3.0 to 3.8. This is accomplished by connecting the on-chip reference voltage, BB, to an input as a reference. For example, the differential, input is converted to a noninverting, single-ended input by connecting BB to and connecting the single-ended input to. An inverting input is obtained by connecting BB to and connecting the single-ended input to. With the differential input configured as single ended (using BB), the single-ended input can be driven to CC and EE or with a single-ended LPECL/LECL signal. When the differential input is configured as a singleended input (using BB), the approximate supply range is CC - EE = 3.0 to 3.8. This is because one of the inputs must be EE or higher for proper operation of the input stage. BB must be at least EE because it becomes the high-level input when the other (single-ended) input swings below it. Therefore, minimum BB = EE The minimum BB output is CC Substituting the minimum BB into BB = EE results in a minimum supply of Rounding up to a standard supply gives the single-ended operating supply range of CC - EE = 3.0 to
8 ifferential LPECL/LECL/HSTL Receiver/rivers When using the BB reference output, bypass it with a 0.01µF ceramic capacitor to. If the BB reference is not used, it can be left open. The BB reference can source or sink 0.5mA. Use BB only for an input on the same device as the BB reference. The maximum magnitude of the differential input from to is 3.0 or, whichever is less. This limit also applies to the difference between any reference voltage input and a single-ended input. The differential input has bias resistors that drive the output to a differential low when the inputs are open. The inverting input is biased with a 60kΩ pullup to and a pulldown to EE. The noninverting input is biased with a pulldown to. Specifications for the high and low voltage of the differential input ( IH and IL ) and the differential input voltage ( IH - IL ) apply simultaneously ( IL cannot be higher than IH ). Outputs Output levels are referenced to and are considered LPECL or LECL, depending on the level of the supply. With connected to a positive supply and connected to GN, the output is LPECL. The output is LECL when is connected to GN and is connected to a negative supply. A single-ended input of at least BB ±100m or a differential input of at least ±100m switches the outputs to the OH and OL levels specified in the C Electrical Characteristics table. Applications Information Supply Bypassing Bypass CC to EE with high-frequency surface-mount ceramic µf and 0.01µF capacitors in parallel as close to the device as possible, with the 0.01µF value capacitor closest to the device. Use multiple parallel vias for low inductance. When using the BB reference output, bypass it with a 0.01µF ceramic capacitor to (if the BB reference is not used, it can be left open). Traces Input and output trace characteristics affect the performance of the. Connect each signal of a differential input or output to a 50Ω characteristic impedance trace. Minimize the number of vias to prevent impedance discontinuities. Reduce reflections by maintaining the 50Ω characteristic impedance through connectors and across cables. Reduce skew within a differential pair by matching the electrical length of the traces. The exposed-pad (EP) SO package can be soldered to the PC board for enhanced thermal performance. If the EP is not soldered to the PC board, the thermal resistance is the same as the regular SO package. The EP is connected to the chip supply. Be sure that the pad does not touch signal lines or other supplies. Contact Maxim's Packaging department for guidelines on the use of EP packages. Output Termination Terminate outputs through 50Ω to 2 or use an equivalent Thevenin termination. When a single-ended signal is taken from the differential output, terminate both outputs. For example, when is used as a singleended output, terminate both and. TRANSISTOR COUNT: 162 Chip Information Pin Configurations (continued) 1 MAX9321A 8 N.C. 1 MAX9321A 60kΩ kΩ N.C. BB BB SOT23 µmax/so 8
9 ifferential LPECL/LECL/HSTL Receiver/rivers Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to 8L, SOIC EXP. PA.EPS SOT23, 8L.EPS Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel rive, Sunnyvale, CA Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.
TOP VIEW. Maxim Integrated Products 1
19-2648; Rev 0; 10/02 EALUATION KIT AAILABLE 1:5 ifferential (L)PECL/(L)ECL/ General escription The is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows
More informationDual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
19-2079; Rev 2; 4/09 Dual 1:5 Differential LPECL/LECL/HSTL General Description The are low skew, dual 1-to-5 differential drivers designed for clock and data distribution. These devices accept two inputs.
More informationECL/PECL Dual Differential 2:1 Multiplexer
19-2484; Rev 0; 7/02 ECL/PECL Dual Differential 2:1 Multiplexer General Description The fully differential dual 2:1 multiplexer (mux) features extremely low propagation delay (560ps max) and output-to-output
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationSingle LVDS/Anything-to-LVPECL Translator
9-2808; Rev 0; 4/03 Single LVDS/Anything-to-LVPECL Translator General Description The is a fully differential, high-speed, anything-to-lvpecl translator designed for signal rates up to 2GHz. The s extremely
More informationLVDS/Anything-to-LVPECL/LVDS Dual Translator
19-2809; Rev 1; 10/09 LVDS/Anything-to-LVPECL/LVDS Dual Translator General Description The is a fully differential, high-speed, LVDS/anything-to-LVPECL/LVDS dual translator designed for signal rates up
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationMAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1
19-2757; Rev 0; 1/03 670MHz LVDS-to-LVDS and General Description The are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature
More informationLVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver
19-2392; Rev ; 4/2 LVDS or LVTTL/LVCMOS Input to General Description The 125MHz, 14-port LVTTL/LVCMOS clock driver repeats the selected LVDS or LVTTL/LVCMOS input on two output banks. Each bank consists
More informationSingle/Dual LVDS Line Receivers with In-Path Fail-Safe
9-2578; Rev 2; 6/07 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for high-speed applications requiring minimum
More informationSingle/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
19-1803; Rev 3; 3/09 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for highspeed applications requiring minimum
More information3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES Dual, fully differential 2:1 PECL/ECL multiplexer Guaranteed AC parameters over temperature/ voltage: > 3GHz f MAX (toggle) < 100ps within
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationDual-Rate Fibre Channel Repeaters
9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications
More informationIF Digitally Controlled Variable-Gain Amplifier
19-2601; Rev 1; 2/04 IF Digitally Controlled Variable-Gain Amplifier General Description The high-performance, digitally controlled variable-gain amplifier is designed for use from 0MHz to 400MHz. The
More informationLVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1991; Rev ; 4/1 EVALUATION KIT AVAILABLE General Description The quad low-voltage differential signaling (LVDS) line driver is ideal for applications requiring high data rates, low power, and low noise.
More informationLVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1927; Rev ; 2/1 Quad LVDS Line Driver with General Description The quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power,
More information3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR
3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR FEATURES 3.3V power supply 1.9ns typical propagation delay 275MHz f MAX Differential LVPECL/CML/LVDS inputs 24mA LVTTL outputs Flow-through pinouts
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More informationDual-Rate Fibre Channel Limiting Amplifier
19-375; Rev 1; 7/3 Dual-Rate Fibre Channel Limiting Amplifier General Description The dual-rate Fibre Channel limiting amplifier is optimized for use in dual-rate.15gbps/1.65gbps Fibre Channel optical
More informationNOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER
NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC-performance over temperature/ voltage >3GHz f MAX (toggle)
More informationMC10EL16, MC100EL V ECL Differential Receiver
MC0EL6, MC00EL6 5.0 V ECL ifferential Receiver The MC0EL/00EL6 is a differential receiver. The device is functionally equivalent to the E6 device with higher performance capabilities. With output transition
More informationSY89854U. General Description. Features. Typical Applications. Applications
Precision Low Power 1:4 LVPECL Fanout Buffer/Translator with Internal Termination General Description The is a 2.5V/3.3V precision, highspeed, fully differential 1:4 LVPECL fanout buffer. Optimized to
More informationTOP VIEW TCNOM 1 PB1 PB2 PB3 VEEOUT. Maxim Integrated Products 1
19-3252; Rev 0; 5/04 270Mbps SFP LED Driver General Description The is a programmable LED driver for fiber optic transmitters operating at data rates up to 270Mbps. The circuit contains a high-speed current
More informationDS1083L PLL WITH CENTER- SPREAD DITHERING CLOCK RATE DETECT CONFIGURATION DECODE AND CONTROL
Rev ; 5/7 1MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high-clock, frequency-based, digital electronic equipment. Using an integrated
More information±15kV ESD-Protected, EMC-Compliant, 230kbps RS-232 Serial Port for Modems
19-177; Rev ; 9/96 ±15k ES-Protected, EMC-Compliant, 23kbps General escription The is a complete CE RS-232 serial port designed to meet the stringent ES requirements of the European community. All transmitter
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More informationFeatures. Applications. Markets
Low oltage 1.2/1.8 CML 2:1 MUX 3.2Gbps, 2.5GHz General Description The is a fully differential, low voltage 1.2/1.8 CML 2:1 MUX. The can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps.
More informationDS4-XO Series Crystal Oscillators DS4125 DS4776
Rev 2; 6/08 DS4-XO Series Crystal Oscillators General Description The DS4125, DS4150, DS4155, DS4156, DS4160, DS4250, DS4300, DS4311, DS4312, DS4622, and DS4776 ceramic surface-mount crystal oscillators
More information140ms (min) WDO Pulse Period PART. Maxim Integrated Products 1
19-2804; Rev 2; 12/05 5-Pin Watchdog Timer Circuit General Description The is a low-power watchdog circuit in a tiny 5- pin SC70 package. This device improves system reliability by monitoring the system
More information±15kV ESD-Protected, EMC-Compliant, 230kbps RS-232 Serial Port for Motherboards/Desktop PCs
19-176; Rev ; 9/96 ±k ES-Protected, EMC-Compliant, 23kbps RS-232 Serial Port for Motherboards/esktop PCs General escription The is a complete TE RS-232 serial port designed to meet the stringent ES requirements
More information670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters
9-2827; Rev ; 4/04 670MHz LVDS-to-LVDS and Anything-to-LVDS General Description The are 670MHz, low-jitter, lowskew :2 splitters ideal for protection switching, loopback, and clock and signal distribution.
More information3.3V Dual-Output LVPECL Clock Oscillator
19-4558; Rev 1; 3/10 3.3V Dual-Output LVPECL Clock Oscillator General Description The is a dual-output, low-jitter clock oscillator capable of producing frequency output pair combinations ranging from
More informationMAX2387/MAX2388/MAX2389
19-13; Rev 1; /1 EVALUATION KIT AVAILABLE W-CDMA LNA/Mixer ICs General Description The MAX37/MAX3/ low-noise amplifier (LNA), downconverter mixers designed for W-CDMA applications, are ideal for ARIB (Japan)
More informationTOP VIEW. Maxim Integrated Products 1
19-3474; Rev 2; 8/07 Silicon Oscillator with Low-Power General Description The dual-speed silicon oscillator with reset is a replacement for ceramic resonators, crystals, crystal oscillator modules, and
More information3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER
3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC performance over temperature/voltage >3GHz f MAX (toggle)
More informationSingle-Supply, 150MHz, 16-Bit Accurate, Ultra-Low Distortion Op Amps
9-; Rev ; /8 Single-Supply, 5MHz, 6-Bit Accurate, General Description The MAX4434/MAX4435 single and MAX4436/MAX4437 dual operational amplifiers feature wide bandwidth, 6- bit settling time in 3ns, and
More informationOUTPUT UP TO 300mA C2 TOP VIEW FAULT- DETECT OUTPUT. Maxim Integrated Products 1
19-1422; Rev 2; 1/1 Low-Dropout, 3mA General Description The MAX886 low-noise, low-dropout linear regulator operates from a 2.5 to 6.5 input and is guaranteed to deliver 3mA. Typical output noise for this
More informationULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION
ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION Precision Edge FEATURES Provides crosspoint switching between any input pair to any output pair Guaranteed AC performance over temperature and
More informationOSC2 Selector Guide appears at end of data sheet. Maxim Integrated Products 1
9-3697; Rev 0; 4/05 3-Pin Silicon Oscillator General Description The is a silicon oscillator intended as a low-cost improvement to ceramic resonators, crystals, and crystal oscillator modules as the clock
More informationPART. Maxim Integrated Products 1
19-1999; Rev 4; 7/04 3.2Gbps Adaptive Equalizer General Description The is a +3.3V adaptive cable equalizer designed for coaxial and twin-axial cable point-to-point communications applications. The equalizer
More informationFeatures. Applications. Markets
2GHz, Low-Power, 1:6 LVPECL Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V/3.3V precision, high-speed, 1:6 fanout capable of handling clocks up to 2.0GHz. A
More information3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX
3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX FEATURES High-speed 1:4 PECL/ECL fanout buffer 2:1 multiplexer input Guaranteed AC parameters over temp/voltage: > 2.5GHz f MAX (toggle) < 225ps
More informationAND INTERNAL TERMINATION
4.5GHz, 1:6 LVPECL Fanout Buffer WITH 2:1 MUX Input AND TERNAL TERMATION FEATURES Provides six ultra-low skew copies of the selected input 2:1 MUX input included for clock switchover applications Guaranteed
More informationLow-Voltage, 1.8kHz PWM Output Temperature Sensors
19-266; Rev 1; 1/3 Low-Voltage, 1.8kHz PWM Output Temperature General Description The are high-accuracy, low-power temperature sensors with a single-wire output. The convert the ambient temperature into
More informationULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER
ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL output copies Guaranteed AC performance
More information3V 10-Tap Silicon Delay Line DS1110L
XX-XXXX; Rev 1; 11/3 3V 1-Tap Silicon Delay Line General Description The 1-tap delay line is a 3V version of the DS111. It has 1 equally spaced taps providing delays from 1ns to ns. The series delay lines
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +128 C)
19-2241; Rev 1; 8/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The cold-junction-compensation thermocouple-to-digital converter performs cold-junction compensation and digitizes
More information3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR
3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR FEATURES Guaranteed AC performance over temp and voltage: DC-to-800MHz f MAX
More informationSY89850U. General Description. Features. Typical Application. Applications. Markets
Precision Low-Power LVPECL Line Driver/Receiver with Internal Termination General Description The is a 2.5V/3.3V precision, high-speed, differential receiver capable of handling clocks up to 4GHz and data
More information±15kV ESD-Protected, 460kbps, 1µA, RS-232-Compatible Transceivers in µmax
19-191; Rev ; 1/1 ±15kV ESD-Protected, 6kbps, 1µA, General Description The are low-power, 5V EIA/TIA- 3-compatible transceivers. All transmitter outputs and receiver inputs are protected to ±15kV using
More informationMAX3942 PWC+ PWC- MODSET. 2kΩ + V MODSET - L1 AND L2 ARE HIGH-FREQUENCY FERRITE BEADS REPRESENTS A CONTROLLED-IMPEDANCE TRANSMISSION LINE.
19-2934; Rev 1; 6/7 1Gbps Modulator Driver General Description The is designed to drive high-speed optical modulators at data rates up to 1.7Gbps. It functions as a modulation circuit, with an integrated
More information±15kV ESD-Protected, 1Mbps, 1µA RS-232 Transmitters in SOT23-6
19-164; Rev 1; 3/ ±15k ESD-Protected, bps, 1 General Description The / single RS-3 transmitters in a SOT3-6 package are for space- and cost-constrained applications requiring minimal RS-3 communications.
More informationFeatures. Applications. Markets
3.2Gbps Precision, 1:2 LVPECL Fanout Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5/3.3V, high-speed, fully differential 1:2 LVPECL fanout buffer optimized to provide
More informationULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER
, IIIIInc. ULTRA PRECISION 8:1 MUX WITH TERNAL TERMATION AND 1:2 CML FANOUT BUFFER Precision Edge Precision Edge FEATURES Selects between 1 of 8 inputs, and provides two precision, low skew CML output
More informationPrecision, Low-Power, 6-Pin SOT23 Temperature Sensors and Voltage References
19-2457; Rev 2; 11/03 Precision, Low-Power, 6-Pin SOT23 General Description The are precise, low-power analog temperature sensors combined with a precision voltage reference. They are ideal for applications
More information5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION
5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH TERNAL PUT TERMATION FEATURES Precision 1:2, 800mV LVPECL fanout buffer Guaranteed AC performance over temperature/ voltage: > 5GHz f MAX (clock) < 110ps
More information4GHz, 1:4 LVPECL FANOUT BUFFER/ TRANSLATOR WITH INTERNAL TERMINATION
4GHz, 1:4 LVPECL FANOUT BUFFER/ TRANSLATOR WITH TERNAL TERMATION FEATURES Precision 1:4, LVPECL fanout buffer Guaranteed AC performance over temperature/ voltage: >4GHz f MAX (clock)
More informationFeatures. Truth Table (1)
3.3V/5V, 4GHz PECL/ECL 2 Clock Generator Precision Edge General Description The is an integrated 2 divider with differential clock inputs. It is functionally equivalent to the SY100EP32V but in an ultra-small
More informationHigh-Voltage, Low-Power Linear Regulators for
19-3495; Rev ; 11/4 High-oltage, Low-Power Linear Regulators for General Description The are micropower, 8-pin TDFN linear regulators that supply always-on, keep-alive power to CMOS RAM, real-time clocks
More informationFeatures. Applications
Ultra-Precision, 8:1 MUX with Internal Termination and 1:2 LVPECL Fanout Buffer Precision Edge General Description The is a low-jitter, low-skew, high-speed 8:1 multiplexer with a 1:2 differential fanout
More informationSY58016L. Features. General Description. Applications. Package/Ordering Information. Pin Description
3.3V, 10Gbps Differential CML Line Driver/Receiver with Internal Termination General Description The is a high-speed, current mode logic (CML) differential receiver. It is ideal for interfacing with high
More information2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION
2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION FEATURES LVPECL or LVDS input to 22 LVPECL outputs 100K ECL compatible outputs LVDS input includes
More informationFeatures. Applications. Markets
Precision Low-Power Dual 2:1 LVPECL MUX with Internal Termination General Description The features two, low jitter 2:1 differential multiplexers with 100K LVPECL (800mV) compatible outputs, capable of
More information20MHz to 134MHz Spread-Spectrum Clock Modulator for LCD Panels DS1181L
Rev 1; /0 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an integrated
More informationULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION
ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LE DRIVER/RECEIVER WITH TERNAL TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC-to >5Gbps data rate throughput DC-to >5GHz clock f
More information825MHz to 915MHz, SiGe High-Linearity Active Mixer
19-2489; Rev 1; 9/02 825MHz to 915MHz, SiGe High-Linearity General Description The fully integrated SiGe mixer is optimized to meet the demanding requirements of GSM850, GSM900, and CDMA850 base-station
More informationVI1 VI2 VQ1 VQ2 II1 II2 IQ1 IQ2. Maxim Integrated Products 1
1-22; Rev ; 1/3 High-Gain Vector Multipliers General Description The MAX4/MAX4/MAX4 low-cost, fully integrated vector multipliers alter the magnitude and phase of an RF signal. Each device is optimized
More information6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX INPUT AND INTERNAL I/O TERMINATION
6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX PUT AND TERNAL I/O TERMATION Precision Edge FEATURES Provides six ultra-low skew copies of the selected input 2:1 MUX input included for clock switchover applications
More information5.5GHz 1:4 FANOUT BUFFER/ TRANSLATOR w/400mv LVPECL OUTPUTS AND INTERNAL INPUT TERMINATION. Precision Edge SY58022U FEATURES DESCRIPTION APPLICATIONS
5.5GHz 1:4 FANOUT BUFFER/ TRANSLATOR w/400mv LVPECL OUTPUTS AND TERNAL PUT TERMATION FEATURES Precision 1:4, 400mV LVPECL fanout buffer Guaranteed AC performance over temperature and voltage: > 5.5GHz
More informationNOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets
NOT RECOMMENDED FOR NEW DESIGNS Low Voltage 1.2V/1.8V/2.5V CML 2x2 Crosspoint Switch 6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint
More informationNOT RECOMMENDED FOR NEW DESIGNS
NOT RECOMMENDED FOR NEW DESIGNS ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES - Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL
More informationFeatures. Applications. Markets
3.2Gbps Precision, LVDS 2:1 MUX with Internal Termination and Fail Safe Input General Description The is a 2.5V, high-speed, fully differential LVDS 2:1 MUX capable of processing clocks up to 2.5GHz and
More information7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH INTERNAL I/O TERMINATION
7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH TERNAL I/O TERMATION Precision Edge FEATURES - Precision 1:2, 400mV CML fanout buffer - Low jitter performance: 49fs RMS phase jitter (typ) - Guaranteed AC performance
More informationULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND INTERNAL I/O TERMINATION
ULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND TERNAL I/O TERMATION FEATURES Selects 1 of 4 differential inputs Provides two copies of the selected input Guaranteed AC performance over temperature
More informationFeatures. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom
More informationULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION
ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with TERNAL I/O TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC to > 10.7Gbps data throughput DC to > 7GHz f MAX (clock) < 240ps propagation
More informationULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION
ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION Precision Edge FEATURES Provides crosspoint switching between any input pair to any output pair Ultra-low jitter design: 67fs RMS phase jitter
More information3.3V/5V DUAL LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR
3.3V/5V DUAL LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR Precision Edge FEATURES 3.3V and 5V power supply option 300ps typical propagation delay Differential LVPECL outputs PNP LVTTL inputs for minimal
More informationW-CDMA Upconverter and PA Driver with Power Control
19-2108; Rev 1; 8/03 EVALUATION KIT AVAILABLE W-CDMA Upconverter and PA Driver General Description The upconverter and PA driver IC is designed for emerging ARIB (Japan) and ETSI-UMTS (Europe) W-CDMA applications.
More informationPA RT MAX3408EUK 100Ω 120Ω. Maxim Integrated Products 1
19-2141; Rev ; 8/1 75Ω/Ω/Ω Switchable Termination General Description The MAX346/MAX347/MAX348 are general-purpose line-terminating networks designed to change the termination value of a line, depending
More information500mA Low-Dropout Linear Regulator in UCSP
19-272; Rev ; 1/2 5mA Low-Dropout Linear Regulator in UCSP General Description The low-dropout linear regulator operates from a 2.5V to 5.5V supply and delivers a guaranteed 5mA load current with low 12mV
More informationFeatures. Applications. Markets
3.2Gbps Precision, LVPECL Buffer with Internal Termination and Fail Safe Input General Description The is a 2.5/3.3V, high-speed, fully differential LVPECL buffer optimized to provide only 108fs RMS phase
More information8-Port, 5.5V Constant-Current LED Driver with LED Fault Detection
19-3554; Rev 2; 7/5 8-Port, 5.5V Constant-Current LE river with General escription The serial-interfaced LE driver provides eight open-drain, constant-current sinking LE driver outputs rated at 5.5V. The
More informationSY89871U. General Description. Features. Typical Performance. Applications
2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer w/ Internal Termination General Description The is a 2.5V/3.3V LVPECL output precision clock divider capable of accepting a high-speed
More informationPRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX
PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX FEATURES Selects between two clocks, and provides 8 precision, low skew LVPECL output copies Guaranteed AC performance over temperature
More informationLow-Jitter, Precision Clock Generator with Four Outputs
19-5005; Rev 0; 10/09 EVALUATION KIT AVAILABLE General Description The is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a
More informationAutomotive Temperature Range Spread-Spectrum EconOscillator
General Description The MAX31091 is a low-cost clock generator that is factory trimmed to output frequencies from 200kHz to 66.6MHz with a nominal accuracy of ±0.25%. The device can also produce a center-spread-spectrum
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More information±15kV ESD-Protected 52Mbps, 3V to 5.5V, SOT23 RS-485/RS-422 True Fail-Safe Receivers
19-3; Rev 1; 3/11 ±1kV ESD-Protected Mbps, 3V to.v, SOT3 General Description The MAX38E/MAX381E/MAX383E/MAX384E are single receivers designed for RS-48 and RS-4 communication. These devices guarantee data
More informationFeatures. Applications. Markets
1.5GHz Precision, LVPECL 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination Precision Edge General Description The is a 2.5/3.3V, 1:5 LVPECL fanout buffer with a 2:1 differential input
More information±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver
19-2425; Rev 0; 4/02 General Description The interfaces between the control area network (CAN) protocol controller and the physical wires of the bus lines in a CAN. It is primarily intended for industrial
More informationNot Recommended for New Designs
Not Recommended for New Designs The MAX99 was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. A Maxim replacement
More information1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise Transimpedance Preamplifiers for LANs
19-4796; Rev 1; 6/00 EVALUATION KIT AVAILABLE 1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise General Description The is a transimpedance preamplifier for 1.25Gbps local area network (LAN) fiber optic receivers.
More informationQuad LVDS Line Receiver with Flow-Through Pinout and In-Path Fail-Safe
19-2595; Rev 0; 10/02 Quad LVDS Line Receiver with Flow-Through General Description The quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates,
More informationCurrent-Limited Switch for Two USB Ports
9-2385; Rev 2; /2 Current-Limited Switch for Two USB Ports General escription The MAX93 current-limited 7mΩ switch with built-in fault blanking provides an accurate, preset.2a to 2.3A current limit, making
More information5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK
5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK FEATURES 3.3V and 5V power supply options 320ps typical propagation delay Maximum frequency > 3GHz typical 75KΩ internal input pulldown resistor Transistor
More informationCurrent-Limited Switch for Single USB Port
9-57; Rev ; / Current-Limited Switch for Single USB Port General Description The is a current-limited, 6mΩ switch with built-in fault blanking. Its accurate preset current limit of.6a to.6a makes it ideally
More informationFeatures. Applications. Markets
Low Voltage 1.2V/1.8V CML Differential Line Driver/Receiver 3.2Gbps, 3.2GHz General Description The is a fully-differential, low-voltage 1.2V/1.8V CML Line Driver/Receiver. The can process clock signals
More informationULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION
ULTRA-PRECISION DIFFERENTIAL CML LE DRIVER/RECEIVER WITH TERNAL TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC-to >10.7Gbps data rate throughput DC-to >7GHz clock f MAX
More information