APPENDIX B PARETO PLOTS PER BENCHMARK
|
|
- Shona Shepherd
- 5 years ago
- Views:
Transcription
1 IEEE TRANSACTIONS ON COMPUTERS, VOL., NO., SEPTEMBER 1 APPENDIX B PARETO PLOTS PER BENCHMARK Appendix B contains all Pareto frontiers for the SPEC CPU benchmarks as calculated by the model (green curve) and simulated by Sniper (blue curve). The red points are the configurations for which our model predicted they are Pareto-optimal, but shown with their simulated performance and power consumption. The difference between the blue and green curves shows the error of the model, while the difference between the red points and the blue curve indicates how well we can predict actual Pareto-optimal configurations. Next to the visual matching, we show various metrics underneath each figure: the average absolute error for performance and power, as well as sensitivity, specificity and the Hypervolume Ratio (HVR) [31]. Sensitivity and specificity quantify the fraction of predicted actual Pareto-optimal and non-pareto-optimal designs, respectively. HVR quantifies how well we can predict the range of solutions across the entire frontier. Put together, these metrics denote how good each predicted Pareto frontier is. The average values over the whole design space are %, 7% and 97% for specificity, sensitivity and HVR, respectively. Hence, our model is very good at predicting the actual range of the Pareto frontier (HVR) and also at filtering out the non-pareto optimal solutions (sensitivity), but performs less good on detecting all Pareto-optimal designs (specificity). However, a visual inspection of the Pareto frontiers shows us that either we find only a few designs in a large cluster of Pareto-optimal designs that are very close to each other, which leads to lower sensitivity but which we deem acceptable or we miss some Pareto-optimal designs that are not useful to implement (e.g., the designs on the left vertical tail of bzip2: large power increase with only a small performance gain). We include additional explanation for some of the Pareto frontiers: bzip2, h2ref, gobmk and soplex: The model misses the top-left tail of the Pareto frontier, which appears to be almost vertical. However, these designs are less interesting to find because they represent a marginal increase in performance while power increases substantially. Furthermore, this tail is always comprised of less than % of the total designs astar abs. error performance / power:.% /.% Sensitivity:.% - Specificity: 9.% HVR: 99.3% gromacs: As shown in the phase graph (see Appendix A), we make a systematic error across all configurations. However, this still leads to good relative accuracy when changing the processor configuration. This systematic error is shown in the Pareto frontier: the green curve is a shifted version of the blue curve where the error for all CPI values is indeed around 22% to the left. Due to the good relative accuracy, the designs on the frontier are almost exactly the same as the ones on the frontier (almost all red points are part of the blue curve). hmmer: There is a tail on the right that we do not predict accurately. This is similar to bzip2 etc. for which we not accurately predict the tail on the left. We still see most of the Pareto-optimal designs on that right tail, but not all Pareto-optimal designs in the knees of the curve, leading to lower sensitivity. perlbench: We do not predict the left vertical tail, and we predict two dense clusters of Pareto-optimal designs. However, this is not an issue since there are actually no Pareto optimal designs in between those clusters. The frontier actually connects the Paretooptimal clusters. sjeng: The model does not find any of the designs on the left vertical tail because it cannot properly estimate the decrease in branch misprediction rate of using the gshare branch predictor. The model classifies all branch predictors as performing approximately the same, while in fact, the gshare branch predictor outperforms the others for the larger dispatch widths. sphinx3: We do not see the left vertical tail, which in this case is actually built up out around designs. However, those designs are all clustered on places on the vertical tail, and are less interesting because they double power consumption for a gain in performance of less than %. xalancbmk: Here we observe designs which are not actually Pareto-optimal. However, these points are still close to being Pareto-optimal bwaves abs. error performance / power: 7.% / 2.% Sensitivity: 27.% - Specificity: 77.7% HVR: 9.7%
2 IEEE TRANSACTIONS ON COMPUTERS, VOL., NO., SEPTEMBER bzip2 abs. error performance / power:.% / 2.% Sensitivity: 1.9% - Specificity:.% HVR: 9.% calculix abs. error performance / power: 2.9% / 2.1% Sensitivity: 31.% - Specificity:.1% HVR: 99.% gamess abs. error performance / power:. / 1.9% Sensitivity:.% - Specificity: 93.% HVR: 97.9% cactusadm abs. error performance / power:.1% /.7% Sensitivity: 2.% - Specificity:.% HVR: 99.% dealii abs. error performance / power:.% / 2.1% Sensitivity:.% - Specificity:.% HVR: 9.% gcc abs. error performance / power: 13.2% / 2.% Sensitivity:.9% - Specificity:.2% HVR: 99.%
3 IEEE TRANSACTIONS ON COMPUTERS, VOL., NO., SEPTEMBER GemsFDTD abs. error performance / power:.% /.2% Sensitivity: 2.1% - Specificity: 9.2% HVR: 99.% gromacs abs. error performance / power: 22.9% / % Sensitivity:.% - Specificity: 92.% HVR: 99.2% hmmer abs. error performance / power:.3% / 3.% Sensitivity: 33.3% - Specificity: 91.3% HVR: 9.7% gobmk abs. error performance / power:.3% / 2.% Sensitivity: 1.3% - Specificity: 93.% HVR: 9.3% h2ref abs. error performance / power: 2.7% / 1.% Sensitivity:.7% - Specificity: 92.3% HVR: 9.% lbm abs. error performance / power:.9% /.% Sensitivity:.% - Specificity:.% HVR: 9.3%
4 IEEE TRANSACTIONS ON COMPUTERS, VOL., NO., SEPTEMBER leslie3d abs. error performance / power: 17.% /.3% Sensitivity: 31.1% - Specificity: 7.% HVR: 9.1% mcf abs. error performance / power:.9% / 2.% Sensitivity: 2.% - Specificity: 7.% HVR: 9.9% namd abs. error performance / power:. /.% Sensitivity: 2.2% - Specificity: 97.% HVR: 99.% libquantum abs. error performance / power: 11.% /.1% Sensitivity: 33.3% - Specificity: 93.% HVR: 97.% milc abs. error performance / power:.% / 3.1% Sensitivity:.3% - Specificity: 9.% HVR:.% omnetpp abs. error performance / power: 9.2% /.2% Sensitivity:.7% - Specificity:.9% HVR: 99.2%
5 IEEE TRANSACTIONS ON COMPUTERS, VOL., NO., SEPTEMBER perlbench abs. error performance / power: 3.% / 2.1% Sensitivity: 3.% - Specificity: 79.% HVR: 93.9% sjeng abs. error performance / power:.3% / 3.% Sensitivity: 3.% - Specificity: 9.3% HVR: 7.% sphinx3 abs. error performance / power:.% /.% Sensitivity:.% - Specificity:.1% HVR: 9.% povray abs. error performance / power:.% / 2.% Sensitivity: 9.% - Specificity: 9.1% HVR: 9.% soplex abs. error performance / power:.7% /.% Sensitivity: 2.% - Specificity: 9.2% HVR: 99.7% tonto abs. error performance / power:.% / 3.% Sensitivity: 7.9% - Specificity: 9.% HVR: 99.%
6 IEEE TRANSACTIONS ON COMPUTERS, VOL., NO., SEPTEMBER wrf abs. error performance / power: 11.7% -.% Sensitivity: 7.% - Specificity: 3.3% HVR: 9.% xalancbmk abs. error performance / power:.9% -.% Sensitivity: 7.% - Specificity: 1.% HVR: 9.3% zeusmp abs. error performance / power: 7.% /.% Sensitivity: 1.% - Specificity: 9.% HVR: 99.3%
Research Article Modeling the Power Variability of Core Speed Scaling on Homogeneous Multicore Systems
Hindawi Scientific Programming Volume 2017, Article ID 8686971, 13 pages https://doi.org/10.1155/2017/8686971 Research Article Modeling the Power Variability of Core Speed Scaling on Homogeneous Multicore
More informationVOLTAGE NOISE IN PRODUCTION PROCESSORS
... VOLTAGE NOISE IN PRODUCTION PROCESSORS... VOLTAGE VARIATIONS ARE A MAJOR CHALLENGE IN PROCESSOR DESIGN. HERE, RESEARCHERS CHARACTERIZE THE VOLTAGE NOISE CHARACTERISTICS OF PROGRAMS AS THEY RUN TO COMPLETION
More informationROBIN: Incremental Oblique Interleaved ECC for Reliability Improvement in STT-MRAM Caches
: Incremental Oblique ECC for Reliability Improvement in STT-MRAM Caches Elham Cheshmikhani, Hamed Farbeh, and Hossein Asadi Sharif University of Technology Tehran, Iran Abstract Spin Transfer Torque-Magnetic
More informationPower-Sleuth: A Tool for Investigating your Program s Power Behavior
Power-Sleuth: A Tool for Investigating your Program s Power Behavior Vasileios Spiliopoulos, Andreas Sembrant, Stefanos Kaxiras Uppsala University, Department of Information Technology P.O. Box 337, SE-751
More informationFreeway: Maximizing MLP for Slice-Out-of-Order Execution
Freeway: Maximizing MLP for Slice-Out-of-Order Execution Rakesh Kumar Norwegian University of Science and Technology (NTNU) rakesh.kumar@ntnu.no Mehdi Alipour, David Black-Schaffer Uppsala University {mehdi.alipour,
More informationComputer Architecture
Computer Architecture Lecture 01 Arkaprava Basu www.csa.iisc.ac.in Acknowledgements Several of the slides in the deck are from Luis Ceze (Washington), Nima Horanmand (Stony Brook), Mark Hill, David Wood,
More informationCompiler-Directed Power Management for Superscalars
Compiler-Directed Power Management for Superscalars JAWAD HAJ-YIHIA, Intel Corporation YOSI BEN ASHER, University of Haifa EFRAIM ROTEM and AHMAD YASIN, Intel Corporation RAN GINOSAR, Technion Israeli
More informationLighting the Dark Silicon by Exploiting Heterogeneity on Future Processors
Lighting the Dark Silicon by Exploiting Heterogeneity on Future Processors Ying Zhang Lu Peng Xin Fu ϯ Yue Hu Division of Electrical & Computer Engineering ϯ Electrical Engineering and Computer Science
More informationExploring Heterogeneity within a Core for Improved Power Efficiency
Computer Engineering Exploring Heterogeneity within a Core for Improved Power Efficiency Sudarshan Srinivasan Nithesh Kurella Israel Koren Sandip Kundu May 2, 215 CE Tech Report # 6 Available at http://www.eng.biu.ac.il/segalla/computer-engineering-tech-reports/
More informationMemory-Level Parallelism Aware Fetch Policies for Simultaneous Multithreading Processors
Memory-Level Parallelism Aware Fetch Policies for Simultaneous Multithreading Processors STIJN EYERMAN and LIEVEN EECKHOUT Ghent University A thread executing on a simultaneous multithreading (SMT) processor
More informationDesign of Negative Bias Temperature Instability (NBTI) Tolerant Register File
Utah State University DigitalCommons@USU All Graduate Theses and Dissertations Graduate Studies 5-2012 Design of Negative Bias Temperature Instability (NBTI) Tolerant Register File Saurahb Kothawade Utah
More informationManaging Mismatches in Voltage Stacking with CoreUnfolding
Managing Mismatches in Voltage Stacking with CoreUnfolding 1 Ehsan K. Ardestani, UC Santa Cruz Rafael Trapani Possignolo, UC Santa Cruz Jose Luis Briz, Universidad Zaragoza Jose Renau, UC Santa Cruz Categories
More informationEfficiently Exploiting Memory Level Parallelism on Asymmetric Coupled Cores in the Dark Silicon Era
28 Efficiently Exploiting Memory Level Parallelism on Asymmetric Coupled Cores in the Dark Silicon Era GEORGE PATSILARAS, NIKET K. CHOUDHARY, and JAMES TUCK, North Carolina State University Extracting
More informationCS Computer Architecture Spring Lecture 04: Understanding Performance
CS 35101 Computer Architecture Spring 2008 Lecture 04: Understanding Performance Taken from Mary Jane Irwin (www.cse.psu.edu/~mji) and Kevin Schaffer [Adapted from Computer Organization and Design, Patterson
More informationHotspot Monitoring and Temperature Estimation with Miniature On-Chip Temperature Sensors
Error ( o C) Hotspot Monitoring and Temperature Estimation with Miniature On-Chip Temperature Sensors Pavan Kumar Chundi, Yini Zhou, Martha Kim, Eren Kursun, Mingoo Seok Columbia University, New York,
More informationAccuracy-Configurable Adder for Approximate Arithmetic Designs
35.1 Accuracy-Configurable Adder for Approximate Arithmetic Designs Andrew B. Kahng and Seokhyeong Kang ECE and CSE Departments, University of California at San Diego abk@cs.ucsd.edu, shkang@vlsicad.ucsd.edu
More informationMLP-Aware Runahead Threads in a Simultaneous Multithreading Processor
MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor Kenzo Van Craeynest, Stijn Eyerman, and Lieven Eeckhout Department of Electronics and Information Systems (ELIS), Ghent University,
More informationA Flexible Framework for Throttling-Enabled Multicore Management (TEMM)
A Flexible Framework for Throttling-Enabled Multicore Management (TEMM) Xiao Zhang, Rongrong Zhong, Sandhya Dwarkadas, and Kai Shen Department of Computer Science, University of Rochester Email: {xiao,
More informationMeasuring and Evaluating Computer System Performance
Measuring and Evaluating Computer System Performance Performance Marches On... But what is performance? The bottom line: Performance Car Time to Bay Area Speed Passengers Throughput (pmph) Ferrari 3.1
More informationMLP-Aware Runahead Threads in a Simultaneous Multithreading Processor
MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor Kenzo Van Craeynest, Stijn Eyerman, and Lieven Eeckhout Department of Electronics and Information Systems (ELIS), Ghent University,
More informationReal Numbers and the Number Line. Unit 1 Lesson 3
Real Numbers and the Number Line Unit 1 Lesson 3 Students will be able to: graph and compare real numbers using the number line. Key Vocabulary: Real Number Rational Number Irrational number Non-Integers
More informationTrace Based Switching For A Tightly Coupled Heterogeneous Core
Trace Based Switching For A Tightly Coupled Heterogeneous Core Shru% Padmanabha, Andrew Lukefahr, Reetuparna Das, Sco@ Mahlke Micro- 46 December 2013 University of Michigan Electrical Engineering and Computer
More informationUnder Submission. Energy-Performance Trade-offs on Energy-Constrained Devices with Multi-Component DVFS
Energy-Performance Trade-offs on Energy-Constrained Devices with Multi-Component DVFS Rizwana Begum, David Werner and Mark Hempstead Drexel University {rb639,daw77,mhempstead}@drexel.edu Guru Prasad, Jerry
More informationA TWO-PART PREDICTIVE CODER FOR MULTITASK SIGNAL COMPRESSION. Scott Deeann Chen and Pierre Moulin
A TWO-PART PREDICTIVE CODER FOR MULTITASK SIGNAL COMPRESSION Scott Deeann Chen and Pierre Moulin University of Illinois at Urbana-Champaign Department of Electrical and Computer Engineering 5 North Mathews
More informationUse smooth curves to complete the graph between and beyond the vertical asymptotes.
5.3 Graphs of Rational Functions Guidelines for Graphing Rational Functions 1. Find and plot the x-intercepts. (Set numerator = 0 and solve for x) 2. Find and plot the y-intercepts. (Let x = 0 and solve
More informationLaboratory 1: Uncertainty Analysis
University of Alabama Department of Physics and Astronomy PH101 / LeClair May 26, 2014 Laboratory 1: Uncertainty Analysis Hypothesis: A statistical analysis including both mean and standard deviation can
More informationPerformance Evaluation of Recently Proposed Cache Replacement Policies
University of Jordan Computer Engineering Department Performance Evaluation of Recently Proposed Cache Replacement Policies CPE 731: Advanced Computer Architecture Dr. Gheith Abandah Asma Abdelkarim January
More informationCOTSon: Infrastructure for system-level simulation
COTSon: Infrastructure for system-level simulation Ayose Falcón, Paolo Faraboschi, Daniel Ortega HP Labs Exascale Computing Lab http://sites.google.com/site/hplabscotson MICRO-41 tutorial November 9, 28
More informationTowards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs
Towards a Cross-Layer Framework for Accurate Power Modeling of Microprocessor Designs Monir Zaman, Mustafa M. Shihab, Ayse K. Coskun and Yiorgos Makris Department of Electrical and Computer Engineering,
More informationComparing the State Estimates of a Kalman Filter to a Perfect IMM Against a Maneuvering Target
14th International Conference on Information Fusion Chicago, Illinois, USA, July -8, 11 Comparing the State Estimates of a Kalman Filter to a Perfect IMM Against a Maneuvering Target Mark Silbert and Core
More informationScientific Investigation Use and Interpret Graphs Promotion Benchmark 3 Lesson Review Student Copy
Scientific Investigation Use and Interpret Graphs Promotion Benchmark 3 Lesson Review Student Copy Vocabulary Data Table A place to write down and keep track of data collected during an experiment. Line
More informationDETECTION AND CLASSIFICATION OF POWER QUALITY DISTURBANCES
DETECTION AND CLASSIFICATION OF POWER QUALITY DISTURBANCES Ph.D. THESIS by UTKARSH SINGH INDIAN INSTITUTE OF TECHNOLOGY ROORKEE ROORKEE-247 667 (INDIA) OCTOBER, 2017 DETECTION AND CLASSIFICATION OF POWER
More informationPower Optimization Techniques Using Multiple VDD
Power Optimization Techniques Using Multiple VDD Presented by: Rajesh Panda LOW POWER VLSI DESIGN (EEL 6936-002) Dr. Sanjukta Bhanja Literature Review 1) M. Donno, L. Macchiarulo, A. Macii, E. Macii and,
More informationDetection and Verification of Missing Components in SMD using AOI Techniques
, pp.13-22 http://dx.doi.org/10.14257/ijcg.2016.7.2.02 Detection and Verification of Missing Components in SMD using AOI Techniques Sharat Chandra Bhardwaj Graphic Era University, India bhardwaj.sharat@gmail.com
More informationPREPARATION OF METHODS AND TOOLS OF QUALITY IN REENGINEERING OF TECHNOLOGICAL PROCESSES
Page 1 of 7 PREPARATION OF METHODS AND TOOLS OF QUALITY IN REENGINEERING OF TECHNOLOGICAL PROCESSES 7.1 Abstract: Solutions variety of the technological processes in the general case, requires technical,
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationTiny ImageNet Challenge Investigating the Scaling of Inception Layers for Reduced Scale Classification Problems
Tiny ImageNet Challenge Investigating the Scaling of Inception Layers for Reduced Scale Classification Problems Emeric Stéphane Boigné eboigne@stanford.edu Jan Felix Heyse heyse@stanford.edu Abstract Scaling
More informationMODELLING AND SIMULATION OF LOCAL AREA WIRELESS CHANNELS FOR WLAN PERFORMANCE ANALYSIS
MODELLING AND SIMULATION OF LOCAL AREA WIRELESS CHANNELS FOR WLAN PERFORMANCE ANALYSIS Simmi Dutta, Assistant Professor Computer Engineering Deptt., Govt. College of Engg. & Tech., Jammu. Email: simmi_dutta@rediffmail.com;
More informationDiscussion 8 Solution Thursday, February 10th. Consider the function f(x, y) := y 2 x 2.
Discussion 8 Solution Thursday, February 10th. 1. Consider the function f(x, y) := y 2 x 2. (a) This function is a mapping from R n to R m. Determine the values of n and m. The value of n is 2 corresponding
More informationON THE MEASUREMENT OF NON-FINANCIAL ASSETS FOURTH MEETING, 1-3 SEPTEMBER 2004, LONDON, UK THE DEMARCATION BETWEEN GFCF OF SOFTWARE AND R&D
CANBERRA II GROUP ON THE MEASUREMENT OF NON-FINANCIAL ASSETS FOURTH MEETING, 1-3 SEPTEMBER 2004, LONDON, UK THE DEMARCATION BETWEEN GFCF OF SOFTWARE AND R&D Charles Aspden THE DEMARCATION BETWEEN GFCF
More informationAppendix C: Graphing. How do I plot data and uncertainties? Another technique that makes data analysis easier is to record all your data in a table.
Appendix C: Graphing One of the most powerful tools used for data presentation and analysis is the graph. Used properly, graphs are an important guide to understanding the results of an experiment. They
More informationDesign of Resistive-Input Class E Resonant Rectifiers for Variable-Power Operation
14th IEEE Workshop on Control and Modeling for Power Electronics COMPEL '13), June 2013. Design of Resistive-Input Class E Resonant Rectifiers for Variable-Power Operation Juan A. Santiago-González, Khurram
More informationEnergy-Performance Trade-offs on Energy-Constrained Devices with Multi-Component DVFS
Energy-Performance Trade-offs on Energy-Constrained Devices with Multi-Component DVFS Rizwana Begum, David Werner and Mark Hempstead Drexel University {rb639,daw77,mhempstead}@drexel.edu Guru Prasad, Jerry
More informationΕΠΛ 605: Προχωρημένη Αρχιτεκτονική
ΕΠΛ 605: Προχωρημένη Αρχιτεκτονική Υπολογιστών Presentation of UniServer Horizon 2020 European project findings: X-Gene server chips, voltage-noise characterization, high-bandwidth voltage measurements,
More informationKeysight Technologies Vector Network Analyzer Receiver Dynamic Accuracy
Specifications and Uncertainties Keysight Technologies Vector Network Analyzer Receiver Dynamic Accuracy (Linearity Over Its Specified Dynamic Range) Notices Keysight Technologies, Inc. 2011-2016 No part
More informationAdvanced electromagnetism and electromagnetic induction
Advanced electromagnetism and electromagnetic induction This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit
More informationPOWER consumption has become a bottleneck in microprocessor
746 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 7, JULY 2007 Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling Navid Azizi, Student Member,
More informationModeling and Control of Electromagnetic Damper Himanshu Chauhan 1 Ananya Sharma 2 Ishita Singh 3
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Modeling and Control of Electromagnetic Damper Himanshu Chauhan 1 Ananya Sharma 2 Ishita
More informationMLP-aware Instruction Queue Resizing: The Key to Power-Efficient Performance
MLP-aware Instruction Queue Resizing: The Key to Power-Efficient Performance Pavlos Petoumenos 1, Georgia Psychou 1, Stefanos Kaxiras 1, Juan Manuel Cebrian Gonzalez 2, and Juan Luis Aragon 2 1 Department
More informationHeads Up! A c t i v i t y 5. The Problem. Name Date
. Name Date A c t i v i t y 5 Heads Up! In this activity, you will study some important concepts in a branch of mathematics known as probability. You are using probability when you say things like: It
More informationDepartment of Mechanical Engineering, Khon Kaen University, THAILAND, 40002
366 KKU Res. J. 2012; 17(3) KKU Res. J. 2012; 17(3):366-374 http : //resjournal.kku.ac.th Multi Objective Evolutionary Algorithms for Pipe Network Design and Rehabilitation: Comparative Study on Large
More informationAgileRegulator: A Hybrid Voltage Regulator Scheme Redeeming Dark Silicon for Power Efficiency in a Multicore Architecture
AgileRegulator: A Hybrid Voltage Regulator Scheme Redeeming Dark Silicon for Power Efficiency in a Multicore Architecture Guihai Yan, Yingmin Li, Yinhe Han, Xiaowei Li, Minyi Guo, Xiaoyao Liang State Key
More informationContent Area: Mathematics- 3 rd Grade
Unit: Operations and Algebraic Thinking Topic: Multiplication and Division Strategies Multiplication is grouping objects into sets which is a repeated form of addition. What are the different meanings
More informationConnected Mathematics 2, 6th Grade Units (c) 2006 Correlated to: Utah Core Curriculum for Math (Grade 6)
Core Standards of the Course Standard I Students will acquire number sense and perform operations with rational numbers. Objective 1 Represent whole numbers and decimals in a variety of ways. A. Change
More informationField - Effect Transistor
Page 1 of 6 Field - Effect Transistor Aim :- To draw and study the out put and transfer characteristics of the given FET and to determine its parameters. Apparatus :- FET, two variable power supplies,
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationCapacity-Approaching Bandwidth-Efficient Coded Modulation Schemes Based on Low-Density Parity-Check Codes
IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 49, NO. 9, SEPTEMBER 2003 2141 Capacity-Approaching Bandwidth-Efficient Coded Modulation Schemes Based on Low-Density Parity-Check Codes Jilei Hou, Student
More informationNote to Teacher. Description of the investigation. Time Required. Materials. Procedures for Wheel Size Matters TEACHER. LESSONS WHEEL SIZE / Overview
In this investigation students will identify a relationship between the size of the wheel and the distance traveled when the number of rotations of the motor axles remains constant. It is likely that many
More informationUniversity of Tennessee at Chattanooga. Stead State Operating Curve Report. Engr 3280L/Week 3. William Disterdick. Brown Team
1 University of Tennessee at Chattanooga Stead State Operating Curve Report Engr 3280L/Week 3 By Brown Team (Trent, William, William) 09/05/2012 2 Introduction: In this laboratory, a percentage of power
More informationPerformance Metrics. Computer Architecture. Outline. Objectives. Basic Performance Metrics. Basic Performance Metrics
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Performance Metrics http://www.yildiz.edu.tr/~naydin 1 2 Objectives How can we meaningfully measure and compare
More informationDEGRADED broadcast channels were first studied by
4296 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL 54, NO 9, SEPTEMBER 2008 Optimal Transmission Strategy Explicit Capacity Region for Broadcast Z Channels Bike Xie, Student Member, IEEE, Miguel Griot,
More informationAuthor: Yih-Yih Lin. Correspondence: Yih-Yih Lin Hewlett-Packard Company MR Forest Street Marlboro, MA USA
4 th European LS-DYNA Users Conference MPP / Linux Cluster / Hardware I A Correlation Study between MPP LS-DYNA Performance and Various Interconnection Networks a Quantitative Approach for Determining
More informationToward Holistic Modeling, Margining and Tolerance of IC Variability
Toward Holistic Modeling, Margining and Tolerance of IC Variability Andrew B. Kahng UC San Diego CSE and ECE Depts., La Jolla, CA 9293-44 USA abk@ucsd.edu Abstract The 23 edition of the International Technology
More informationLEVEL 9 Mathematics Observation
LEVEL 9 Mathematics Observation Student: Assessment Date: Grade in School: Concepts Evaluated Score Notes. Applying the concept of slope to determine rate of change Equation of a line: slope-intercept
More informationCurrent Feedback Loop Gain Analysis and Performance Enhancement
Current Feedback Loop Gain Analysis and Performance Enhancement With the introduction of commercially available amplifiers using the current feedback topology by Comlinear Corporation in the early 1980
More informationFemale Height. Height (inches)
Math 111 Normal distribution NAME: Consider the histogram detailing female height. The mean is 6 and the standard deviation is 2.. We will use it to introduce and practice the ideas of normal distributions.
More informationCHAPTER 4 PI CONTROLLER BASED LCL RESONANT CONVERTER
61 CHAPTER 4 PI CONTROLLER BASED LCL RESONANT CONVERTER This Chapter deals with the procedure of embedding PI controller in the ARM processor LPC2148. The error signal which is generated from the reference
More information3. Data and sampling. Plan for today
3. Data and sampling Business Statistics Plan for today Reminders and introduction Data: qualitative and quantitative Quantitative data: discrete and continuous Qualitative data discussion Samples and
More informationStatistical Simulation of Multithreaded Architectures
Statistical Simulation of Multithreaded Architectures Joshua L. Kihm and Daniel A. Connors University of Colorado at Boulder Department of Electrical and Computer Engineering UCB 425, Boulder, CO, 80309
More information4 The Cartesian Coordinate System- Pictures of Equations
The Cartesian Coordinate System- Pictures of Equations Concepts: The Cartesian Coordinate System Graphs of Equations in Two Variables x-intercepts and y-intercepts Distance in Two Dimensions and the Pythagorean
More informationFinal Report: DBmbench
18-741 Final Report: DBmbench Yan Ke (yke@cs.cmu.edu) Justin Weisz (jweisz@cs.cmu.edu) Dec. 8, 2006 1 Introduction Conventional database benchmarks, such as the TPC-C and TPC-H, are extremely computationally
More informationMOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS
MOS CURRENT MODE LOGIC BASED PRIORITY ENCODERS Neeta Pandey 1, Kirti Gupta 2, Stuti Gupta 1, Suman Kumari 1 1 Dept. of Electronics and Communication, Delhi Technological University, New Delhi (India) 2
More informationLinear Control Systems Lectures #5 - PID Controller. Guillaume Drion Academic year
Linear Control Systems Lectures #5 - PID Controller Guillaume Drion Academic year 2018-2019 1 Outline PID controller: general form Effects of the proportional, integral and derivative actions PID tuning
More information=request = completion of last access = no access = transaction cycle. Active Standby Nap PowerDown. Resyn. gapi. gapj. time
Modeling of DRAM Power Control Policies Using Deterministic and Stochastic Petri Nets Xiaobo Fan, Carla S. Ellis, Alvin R. Lebeck Department of Computer Science, Duke University, Durham, NC 27708, USA
More informationDevice Characterization Project #1
6.012 Microelectronic Devices and Circuits Prof. C.G. Sodini Device Characterization Project #1 PN DIODE CHARACTERIZATION Please write your recitation time on your project report. Introduction The goal
More informationYear 11 Graphing Notes
Year 11 Graphing Notes Terminology It is very important that students understand, and always use, the correct terms. Indeed, not understanding or using the correct terms is one of the main reasons students
More informationMining for Statistical Models of Availability in Large-Scale Distributed Systems: An Empirical Study of
Mining for Statistical Models of Availability in Large-Scale Distributed Systems: An Empirical Study of SETI@home Bahman Javadi 1, Derrick Kondo 1, Jean-Marc Vincent 1,2, David P. Anderson 3 1 Laboratoire
More informationSNR Estimation in Nakagami-m Fading With Diversity Combining and Its Application to Turbo Decoding
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 50, NO. 11, NOVEMBER 2002 1719 SNR Estimation in Nakagami-m Fading With Diversity Combining Its Application to Turbo Decoding A. Ramesh, A. Chockalingam, Laurence
More informationCROSS-LAYER FEATURES IN CONVOLUTIONAL NEURAL NETWORKS FOR GENERIC CLASSIFICATION TASKS. Kuan-Chuan Peng and Tsuhan Chen
CROSS-LAYER FEATURES IN CONVOLUTIONAL NEURAL NETWORKS FOR GENERIC CLASSIFICATION TASKS Kuan-Chuan Peng and Tsuhan Chen Cornell University School of Electrical and Computer Engineering Ithaca, NY 14850
More informationIMPLEMENTATION OF KALMAN FILTER ON VISUAL TRACKING USING PID CONTROLLER
IMPLEMENTATION OF KALMAN FILTER ON VISUAL TRACKING USING PID CONTROLLER Abdurrahman,F.* 1, Gunawan Sugiarta* 2 and Feriyonika* 3 *Department of Electrical Engineering, Bandung State of Polytechnic, Bandung,
More informationDESCRIBING DATA. Frequency Tables, Frequency Distributions, and Graphic Presentation
DESCRIBING DATA Frequency Tables, Frequency Distributions, and Graphic Presentation Raw Data A raw data is the data obtained before it is being processed or arranged. 2 Example: Raw Score A raw score is
More informationAn Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN
More informationFOUR TOTAL TRANSFER CAPABILITY. 4.1 Total transfer capability CHAPTER
CHAPTER FOUR TOTAL TRANSFER CAPABILITY R structuring of power system aims at involving the private power producers in the system to supply power. The restructured electric power industry is characterized
More informationLaboratory PID Tuning Based On Frequency Response Analysis. 2. be able to evaluate system performance for empirical tuning method;
Laboratory PID Tuning Based On Frequency Response Analysis Objectives: At the end, student should 1. appreciate a systematic way of tuning PID loop by the use of process frequency response analysis; 2.
More informationA slope of a line is the ratio between the change in a vertical distance (rise) to the change in a horizontal
The Slope of a Line (2.2) Find the slope of a line given two points on the line (Objective #1) A slope of a line is the ratio between the change in a vertical distance (rise) to the change in a horizontal
More informationJunior Circle Meeting 5 Probability. May 2, ii. In an actual experiment, can one get a different number of heads when flipping a coin 100 times?
Junior Circle Meeting 5 Probability May 2, 2010 1. We have a standard coin with one side that we call heads (H) and one side that we call tails (T). a. Let s say that we flip this coin 100 times. i. How
More informationE. Slope-Intercept Form and Direct Variation (pp )
and Direct Variation (pp. 32 35) For any two points, there is one and only one line that contains both points. This fact can help you graph a linear equation. Many times, it will be convenient to use the
More informationCS4617 Computer Architecture
1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement
More informationPart I: Bell Work When solving an inequality, when would you flip the inequality sign?
Algebra 135 Seminar Lesson 55 Part I: Bell Work When solving an inequality, when would you flip the inequality sign? Part II: Mini-Lesson Review for Ch 6 Test Give a review lesson for the Chapter 6 test.
More informationVoltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling
Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling Vijay Janapa Reddi, Svilen Kanev, Wonyoung Kim, Simone Campanoni, Michael D.
More informationCS 6290 Evaluation & Metrics
CS 6290 Evaluation & Metrics Performance Two common measures Latency (how long to do X) Also called response time and execution time Throughput (how often can it do X) Example of car assembly line Takes
More informationSection 5.2 Graphs of the Sine and Cosine Functions
A Periodic Function and Its Period Section 5.2 Graphs of the Sine and Cosine Functions A nonconstant function f is said to be periodic if there is a number p > 0 such that f(x + p) = f(x) for all x in
More informationPractice problems from old exams for math 233
Practice problems from old exams for math 233 William H. Meeks III October 26, 2012 Disclaimer: Your instructor covers far more materials that we can possibly fit into a four/five questions exams. These
More informationUsing Program Slicing to Identify Faults in Software:
Using Program Slicing to Identify Faults in Software: Sue Black 1, Steve Counsell 2, Tracy Hall 3, Paul Wernick 3, 1 Centre for Systems and Software Engineering, London South Bank University, 103 Borough
More informationDepth of Focus, part 2
T h e L i t h o g r a p h y T u t o r (Autumn 995) Depth of ocus, part Chris A. Mack, INL Technologies, Austin, Texas In the last column we began our search for a suitable definition for depth of focus
More informationProcessor Setting Fundamentals -or- What Is the Crossover Point?
The Law of Physics / The Art of Listening Processor Setting Fundamentals -or- What Is the Crossover Point? Nathan Butler Design Engineer, EAW There are many misconceptions about what a crossover is, and
More informationAppendix III Graphs in the Introductory Physics Laboratory
Appendix III Graphs in the Introductory Physics Laboratory 1. Introduction One of the purposes of the introductory physics laboratory is to train the student in the presentation and analysis of experimental
More informationIdentifying Long Term Voltage Stability Caused by Distribution Systems vs Transmission Systems
Identifying Long Term Voltage Stability Caused by Distribution Systems vs Transmission Systems Amarsagar Reddy Ramapuram M. Ankit Singhal Venkataramana Ajjarapu amar@iastate.edu ankit@iastate.edu vajjarapu@iastate.edu
More informationEfficiency Model Based On Response Surface Methodology for A 3 Phase Induction Motor Using Python
Efficiency Model Based On Response Surface Methodology for A 3 Phase Induction Motor Using Python Melvin Chelli Dept. of Electrical and Electronics Engineering B.V. Bhoomaraddi College Of Engineering and
More informationMultiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters
Multiple Constant Multiplication for igit-serial Implementation of Low Power FIR Filters KENNY JOHANSSON, OSCAR GUSTAFSSON, and LARS WANHAMMAR epartment of Electrical Engineering Linköping University SE-8
More information