description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

Size: px
Start display at page:

Download "description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE"

Transcription

1 SCAS499A DECEMBER 1986 REVISED APRIL 1996 Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125 C Package Optio Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N) D, N, OR PW PACKAGE (TOP VIEW) 1PRE 1Q 1Q GND 2Q 2Q 2PRE CLK 1D 1CLR V CC 2CLR 2D 2CLK description This device contai two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are traferred to the outputs on the low-to-high traition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs. The 74AC11074 is characterized for operation from 40 C to 85 C. FUNCTION TABLE INPUTS OUTPUT PRE CLR CLK D Q Q L H X X H L H L X X L H L L X X H H H H H H L H H L L H H H L X Q0 Q0 This configuration is notable; that is, it does not persist when PRE or CLR retur to its inactive (high) level. Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Itruments Incorporated. Copyright 1996, Texas Itruments Incorporated POST OFFICE BOX DALLAS, TEXAS POST OFFICE BOX 1443 HOUSTON, TEXAS

2 SCAS499A DECEMBER 1986 REVISED APRIL 1996 logic symbol 1PRE 1CLK 1D 1CLR 2PRE 2CLK 2D 2CLR S C1 1D R Q 1Q 2Q 2Q This symbol is in accordance with ANSI/IEEE Std and IEC Publication absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC V to 7 V Input voltage range, V I (see Note 1) V to V CC V Output voltage range, V O (see Note 1) V to V CC V Input clamp current, I IK (V I < 0 or V I > V CC ) ±20 ma Output clamp current, I OK (V O < 0 or V O > V CC ) ±50 ma Continuous output current, I O (V O = 0 to V CC ) ±50 ma Continuous current through V CC or GND ±100 ma Maximum power dissipation at T A = 55 C (in still air) (see Note 2): D package W N package W PW package W Storage temperature range, T stg C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150 C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. 2 POST OFFICE BOX DALLAS, TEXAS POST OFFICE BOX 1443 HOUSTON, TEXAS

3 SCAS499A DECEMBER 1986 REVISED APRIL 1996 recommended operating conditio MIN NOM MAX UNIT VCC Supply voltage V VCC = 3 V 2.1 VIH High-level input voltage VCC = 4.5 V 3.15 V VCC = 5.5 V 3.85 VCC = 3 V 0.9 VIL Low-level input voltage VCC = 4.5 V 1.35 V VCC = 5.5 V 1.65 VI Input voltage 0 VCC V VO Output voltage 0 VCC V VCC = 3 V 4 IOH High-level output current VCC = 4.5 V 24 ma VCC = 5.5 V 24 VCC = 3 V 12 IOL Low-level output current VCC = 4.5 V 24 ma VCC = 5.5 V 24 t/ v Input traition rise or fall rate 0 10 /V TA Operating free-air temperature C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC TA = 25 C MIN TYP MAX 3 V IOH = 50 µa 4.5 V V MIN MAX UNIT VOH IOH = 4 ma 3 V V 4.5 V IOH = 24 ma 5.5 V IOH = 75 ma 5.5 V V IOL = 50 µa 4.5 V V VOL IOL = 12 ma 3 V V 4.5 V IOL = 24 ma 5.5 V IOL = 75 ma 5.5 V 1.65 II VI = VCC or GND 5.5 V ±0.1 ±1 µa ICC VI = VCC or GND, IO = V 4 40 µa Ci VI = VCC or GND 5 V 3.5 pf Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. POST OFFICE BOX DALLAS, TEXAS POST OFFICE BOX 1443 HOUSTON, TEXAS

4 SCAS499A DECEMBER 1986 REVISED APRIL 1996 timing requirements over recommended operating free-air temperature range, V CC = 3.3 V ± 0.3 V (see Figure 1) TA = 25 C MIN MAX MIN MAX UNIT fclock Clock frequency MHz tw tsu Pulse duration Setup time before CLK PRE or CLR low 4 4 CLK low or high 5 5 Data high or low 5 5 PRE or CLR inactive 1 1 th Hold time after CLK 0 0 timing requirements over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (see Figure 1) TA = 25 C MIN MAX MIN MAX UNIT fclock Clock frequency MHz tw tsu Pulse duration Setup time before CLK PRE or CLR low 4 4 CLK low or CLK high 4 4 Data high or low PRE or CLR inactive 1 1 th Hold time after CLK 0 0 switching characteristics over recommended operating free-air temperature range, V CC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER FROM TO TA = 25 C (INPUT) (OUTPUT) MIN TYP MAX MIN MAX UNIT fmax MHz tplh tphl tplh tphl PRE or CLR CLK Q or Q Q or Q switching characteristics over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER FROM TO TA = 25 C (INPUT) (OUTPUT) MIN TYP MAX MIN MAX UNIT fmax MHz tplh tphl tplh tphl PRE or CLR CLK Q or Q Q or Q operating characteristics, V CC = 5 V, T A = 25 C PARAMETER TEST CONDITIONS TYP UNIT Cpd Power dissipation capacitance CL = 50 pf, f = 1 MHz 30 pf 4 POST OFFICE BOX DALLAS, TEXAS POST OFFICE BOX 1443 HOUSTON, TEXAS

5 SCAS499A DECEMBER 1986 REVISED APRIL 1996 PARAMETER MEASUREMENT INFORMATION From Output Under Test tw CL = 50 pf (see Note A) 500 Ω Input 50% 50% VCC 0 V LOAD CIRCUIT VOLTAGE WAVEFORMS Input (see Note B) 50% VCC 50% VCC VCC 0 V tplh tphl Timing Input (see Note B) Data Input tsu 50% VCC VCC In-Phase Output 50% VCC 0 V th tphl VCC 50% VCC 50% Out-of-Phase VCC Output 0 V 50% VCC VOH 50% VCC VOL tplh VOH 50% VCC VOL VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO = 50 Ω, tr = 3, tf = 3. C. The outputs are measured one at a time with one input traition per measurement. Figure 1. Load Circuit and Voltage Waveforms POST OFFICE BOX DALLAS, TEXAS POST OFFICE BOX 1443 HOUSTON, TEXAS

6 PACKAGE OPTION ADDENDUM 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pi Package Qty Eco Plan 74AC11074D ACTIVE SOIC D Green (RoHS & no Sb/Br) 74AC11074DE4 ACTIVE SOIC D Green (RoHS & no Sb/Br) 74AC11074DR ACTIVE SOIC D Green (RoHS & no Sb/Br) 74AC11074DRG4 ACTIVE SOIC D Green (RoHS & no Sb/Br) 74AC11074N ACTIVE PDIP N Pb-Free (RoHS) 74AC11074PWR ACTIVE TSSOP PW Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU N / A for Pkg Type -40 to 85 74AC11074N CU NIPDAU Level-1-260C-UNLIM -40 to 85 AE074 Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new desig. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new desig. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise coidered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Seitivity Level rating according to the JEDEC industry standard classificatio, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be iide parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 1

7 PACKAGE OPTION ADDENDUM 17-Mar-2017 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish optio. Finish optio are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers coider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

8 PACKAGE MATERIALS INFORMATION 14-Jul-2012 TAPE AND REEL INFORMATION *All dimeio are nominal Device Package Type Package Drawing Pi SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant 74AC11074DR SOIC D Q1 74AC11074PWR TSSOP PW Q1 Pack Materials-Page 1

9 PACKAGE MATERIALS INFORMATION 14-Jul-2012 *All dimeio are nominal Device Package Type Package Drawing Pi SPQ Length (mm) Width (mm) Height (mm) 74AC11074DR SOIC D AC11074PWR TSSOP PW Pack Materials-Page 2

10

11

12

13

14

15 IMPORTANT NOTICE Texas Itruments Incorporated (TI) reserves the right to make correctio, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products ( apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portio of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditio, limitatio, and notices. TI is not respoible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictio. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not respoible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain respoible for using their independent analysis, evaluation and judgment in designing their applicatio and that Designers have full and exclusive respoibility to assure the safety of Designers' applicatio and compliance of their applicatio (and of all TI products used in or for Designers applicatio) with all applicable regulatio, laws and other applicable requirements. Designer represents that, with respect to their applicatio, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous coequences of failures, (2) monitor failures and their coequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actio. Designer agrees that prior to using or distributing any applicatio that include TI products, Designer will thoroughly test such applicatio and the functionality of such TI products as used in such applicatio. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference desig and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applicatio that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligatio or liabilities arise from TI providing such TI Resources. TI reserves the right to make correctio, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applicatio that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not cotitute a licee to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a licee from a third party under the patents or other intellectual property of the third party, or a licee from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS and ISO 26262), TI is not respoible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applicatio that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must eure compliance with safety-related requirements and standards applicable to their applicatio. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classificatio outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applicatio and that proper product selection is at Designers own risk. Designers are solely respoible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives agait any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisio of this Notice. Mailing Address: Texas Itruments, Post Office Box , Dallas, Texas Copyright 2017, Texas Itruments Incorporated

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER ua9637ac DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 Operates From Single 5-V Power Supply

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS074B APRIL 1982 REVISED JANUARY 1995 AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

SN75150 DUAL LINE DRIVER

SN75150 DUAL LINE DRIVER SN75150 DUAL LINE DRIVER Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs

More information

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993 Combines F245 and F280B Functio in One Package High-Impedance N-P-N Inputs for Reduced Loading (70 µa in Low and High States) High Output Drive and Light Bus Loading 3-State B Outputs Sink 64 ma and Source

More information

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER SN75157 DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendation V.1 and V.11 Operates From Single 5-V Power Supply Wide

More information

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Two Enable Inputs to Simplify Cascading and/or

More information

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995 Select True or Complementary Data Perform AND/NAND (Masking) of A or B Operand Cascadable to Expand Number of Operands Detect Zeros on A or B Operands -State Outputs Interface Directly With System Bus

More information

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS SN747 THRU SN747 DUAL PERIPHERAL DRIVERS SLRS024 DECEMBER 976 REVISED MAY 990 PERIPHERAL DRIVERS FOR HIGH-VOLTAGE HIGH-CURRENT DRIVER APPLICATIONS Characterized for Use to 00 ma High-Voltage Outputs No

More information

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed

More information

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic) SN74CBT3861 10-BIT FET BUS SWITCH SCDS061D APRIL 1998 REVISED OCTOBER 2000 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Latch-Up Performance Exceeds 250 ma Per JESD 17 description

More information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER SN7558 DUAL DIFFERENTIAL LINE DRIVER Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. Single 5-V Supply Balanced-Line Operation TTL Compatible High Output Impedance in

More information

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm

More information

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout to 15 F Devices SCR-Latchup-Resistant

More information

FUNCTION TABLE (each latch) INPUTS OUTPUT OE CLR LE D Q L L X X L L H H L L L H L X Q0 H X X X Z POST OFFICE BOX DALLAS, TEXAS 75265

FUNCTION TABLE (each latch) INPUTS OUTPUT OE CLR LE D Q L L X X L L H H L L L H L X Q0 H X X X Z POST OFFICE BOX DALLAS, TEXAS 75265 SDAS036D APRIL 1982 REVISED AUGUST 1995 3-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK),

More information

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND Parallel-to-Serial, Serial-to-Parallel Conversions Left or Right Shifts Parallel Synchronous Loading Direct Overriding Clear Temporary Data-Latching Capability Package Options Include Plastic Small-Outline

More information

SN75124 TRIPLE LINE RECEIVER

SN75124 TRIPLE LINE RECEIVER SN75124 TRIPLE LINE RECEIER Meets or Exceeds the Requirements of IBM System 360 Input/Output Interface Specification Operates From Single 5- Supply TTL Compatible Built-In Input Threshold Hysteresis High

More information

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS Qualified for Automotive Applications Fully Static Operation Buffered Inputs Common Reset Positive Edge Clocking Typical f MAX = 60 MHz at = 5 V, = 5 pf, T A = 25 C Fanout (Over Temperature Range) Standard

More information

description/ordering information

description/ordering information AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA

More information

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P SLCS8A OCTOBER 979 REVISED OCTOBER 99 Fast Response Times Improved Gain and Accuracy Fanout to Series 5/7 TTL Loads Strobe Capability Short-Circuit and Surge Protection Designed to Be Interchangeable With

More information

SN74LV04A-Q1 HEX INVERTER

SN74LV04A-Q1 HEX INVERTER SN74LV04A-Q1 HEX INVERTER Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) 2-V to 5.5-V Operation

More information

1 to 4 Configurable Clock Buffer for 3D Displays

1 to 4 Configurable Clock Buffer for 3D Displays 1 S3 GND S4 4 5 6 CLKIN 3 CLKOUT3 S1 2 Top View CLKOUT4 S2 1 7 8 9 OE 12 11 10 CLKOUT1 VDD CLKOUT2 CDC1104 SCAS921 SEPTEMBER 2011 1 to 4 Configurable Clock Buffer for 3D Displays Check for Samples: CDC1104

More information

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages

More information

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS 74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS031C JULY 1987 REVISED APRIL 1996 3-State Outputs Drive Bus Lines Directly Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes

More information

CD54AC138, CD74AC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

CD54AC138, CD74AC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS CDAC8, CDAC8 -LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SCHS8A JANUARY REVISED FEBRUARY AC Types Feature.-V to.-v Operation and Balanced Noise Immunity at % of the Supply Voltage Speed of Bipolar F, AS, and

More information

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SDAS113B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS Carry Output for n-bit Cascading Buffer-Type Outputs Drive Bus Lines Directly Choice of Asynchronous or Synchronous Clearing and Loading Internal Look-Ahead Circuitry for Fast Cascading Package Optio Include

More information

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply

More information

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR). LT1030C QUADRUPLE LOW-POWER LINE DRIVER Low Supply Voltage... ±5 V to ±15 V Supply Current...500 µa Typical Zero Supply Current When Shut Down Outputs Can Be Driven ±30 V Output Open When Off (3-State)

More information

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS SDAS084B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip

More information

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed

More information

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels description/ordering information The SN74CBTS3306 features independent line switches with Schottky diodes on the I/Os to clamp undershoot.

More information

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed

More information

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER LF411 JFET-INPUT OPERATIONAL AMPLIFIER Low Input Bias Current, 50 pa Typ Low Input Noise Current, 0.01 pa/ Hz Typ Low Supply Current, 2 ma Typ High Input impedance, 10 12 Ω Typ Low Total Harmonic Distortion

More information

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDAS196B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic

More information

description U/D RCO CLK A B C D ENT ENP GND LOAD CLK U/D V CC Q A Q B A B C D Q C Q D GND ENT RCO ENP LOAD

description U/D RCO CLK A B C D ENT ENP GND LOAD CLK U/D V CC Q A Q B A B C D Q C Q D GND ENT RCO ENP LOAD SDAS125B MARCH 1984 REVISED DECEMBER 1994 Fully Synchronous Operation for Counting and Programming Internal Carry Look-Ahead Circuitry for Fast Counting Carry Output for n-bit Cascading Fully Independent

More information

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS Qualified for Automotive Applications Typical V OLP (Output Ground Bounce) 2.3 V at = 3.3 V, T A = 25 C Supports Mixed-Mode Voltage

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 Convert TTL Voltage Levels to MOS Levels High Sink-Current

More information

CD54AC04, CD74AC04 HEX INVERTERS

CD54AC04, CD74AC04 HEX INVERTERS CD54AC04, CD74AC04 HEX INVERTERS AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Drivers for Indicator Lamps and Relays Inputs Fully Compatible With Most

More information

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS SNAS, SNAS -BIT MAGNITUDE COMPARATORS Latchable P-Input Ports With Power-Up Clear Choice of Logical or Arithmetic (Two s Complement) Comparison Data and Inputs Utilize pnp Input Transistors to Reduce dc

More information

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS 4.5-V to 5.5-V V CC Operation Wide Operating Temperature Range of 55 C to 125 C Balanced Propagation Delays and Transition Times Standard Outputs Drive Up To 10 LS-TTL Loads Significant Power Reduction

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS112B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These

More information

description/ordering information

description/ordering information µ SLVS060K JUNE 1976 REVISED APRIL 2005 3-Terminal Regulators Output Current Up To 500 ma No External Components High Power-Dissipation Capability Internal Short-Circuit Current Limiting Output Transistor

More information

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS Plug-In Replacement for SN75107A and SN75107B With Improved Characteristics ± 10-mV Input Sensitivity TTL-Compatible Circuitry Standard Supply Voltages... ±5 V Differential Input Common-Mode Voltage Range

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS074B APRIL 1982 REVISED JANUARY 1995 AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265 SDAS040B DECEMBER 983 REVISED JANUARY 995 Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers Eliminate the Need for 3-State Overlap Protection pnp Inputs Reduce dc Loading Open-Collector

More information

description/ordering information

description/ordering information Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V CC ) Supports Unregulated Battery Operation Down to 2.7 V Typical V OLP (Output Ground Bounce)

More information

description/ordering information

description/ordering information 2-V to 6-V V CC Operation Inputs Accept Voltages to 6 V Max t pd of 9 ns at 5 V SN54AC86... J OR W PACKAGE SN74AC86... D, DB, N, NS, OR PW PACKAGE (TOP VIEW) 1A 1B 1Y 2A 2B 2Y GND 1 2 3 4 5 6 7 14 13 12

More information

CD54HC4015, CD74HC4015

CD54HC4015, CD74HC4015 CD54HC4015, CD74HC4015 Data sheet acquired from Harris Semiconductor SCHS198C November 1997 - Revised May 2003 High Speed CMOS Logic Dual 4-Stage Static Shift Register [ /Title (CD74 HC401 5) /Subject

More information

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output

More information

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS LM29, LM39 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS SLOS59 JULY 1979 REVISED SEPTEMBER 199 Wide Range of Supply Voltages, Single or Dual Supplies Wide Bandwidth Large Output Voltage Swing Output Short-Circuit

More information

CD54AC161, CD74AC161 4-BIT SYNCHRONOUS BINARY COUNTERS

CD54AC161, CD74AC161 4-BIT SYNCHRONOUS BINARY COUNTERS Internal Look-Ahead for Fast Counting Carry Output for n-bit Cascading Synchronous Counting Synchronously Programmable SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection

More information

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER

More information

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 11 ns ±6-mA Output Drive at 5 V SN54HC652...JT

More information

CD54ACT161, CD74ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS

CD54ACT161, CD74ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS CD54ACT161, CD74ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS SCHS298B APRIL 2000 REVISED MARCH 2003 Inputs Are TTL-Voltage Compatible Internal Look-Ahead for Fast Counting Carry Output for n-bit Cascading

More information

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE www.ti.com SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE SCES543A FEBRUARY 2004 REVISED AUGUST 2006 FEATURES Controlled Baseline Typical V OHV (Output V OH Undershoot) >2 V at V CC = 3.3 V, T A = 25 C One

More information

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators

More information

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS www.ti.com FEATURES Low Supply Current... 85 µa Typ Low Offset Voltage... 2 mv Typ Low Input Bias Current... 2 na Typ Input Common Mode to GND Wide Supply Voltage... 3 V < V CC < 32 V Pin Compatible With

More information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER 1 1FEATURES Controlled Baseline One Assembly One Test Site One Fabrication Site Extended Temperature Performance of 55 C to 125 C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change

More information

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR Inputs Are TTL-Voltage Compatible Contain Six Flip-Flops With Single-Rail s Applicatio Include: Buffer/Storage Registers Shift Registers Pattern Generators Latch-Up Performance Exceeds 250 ma Per JESD

More information

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Designed to Be Used in Level-Shifting Applications description/ordering information The SN74CBTD3306 features two independent line switches.

More information

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Designed to Be Used in Level-Shifting Applications description/ordering information The SN74CBTD3861 provides ten bits of high-speed

More information

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR SN74CBT3384A 10-BIT FET BUS SWITCH SCDS004L NOVEMBER 1992 REVISED JANUARY 2004 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels description/ordering information The SN74CBT3384A provides

More information

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER SLVS457A JANUARY 2003 REVISED MARCH 2003 Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ High Slew Rate...9

More information

5-V Dual Differential PECL Buffer-to-TTL Translator

5-V Dual Differential PECL Buffer-to-TTL Translator 1 1FEATURES Dual 5-V Differential PECL-to-TTL Buffer 24-mA TTL Ouputs Operating Range PECL V CC = 4.75 V to 5.25 V with GND = 0 V Support for Clock Frequencies of 250 MHz (TYP) 3.5-ns Typical Propagation

More information

description/ordering information

description/ordering information SCAS528D AUGUST 1995 REVISED OCTOBER 2003 2-V to 6-V V CC Operation Inputs Accept Voltages to 6 V Max t pd of 7.5 ns at 5 V SN54AC32...J OR W PACKAGE SN74AC32... D, DB, N, NS, OR PW PACKAGE (TOP VIEW)

More information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N Designed to Reduce Reflection Noise Repetitive Peak Forward Current to 200 ma 12-Bit Array Structure Suited for Bus-Oriented Systems description/ordering information This Schottky barrier diode bus-termination

More information

description V CC A CLK RCO MAX/MIN LOAD C B Q B Q A CTEN D/U Q C Q D GND CLK RCO CTEN NC D/U MAX/MIN LOAD GND C A

description V CC A CLK RCO MAX/MIN LOAD C B Q B Q A CTEN D/U Q C Q D GND CLK RCO CTEN NC D/U MAX/MIN LOAD GND C A Single Down/Up Count-Control Line Look-Ahead Circuitry Enhances Speed of Cascaded Counters Fully Synchronous in Count Modes Asynchronously Presettable With Load Control Package Optio Include Plastic Small-Outline

More information

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline

More information

SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E JULY 1991 REVISED JULY 1994

SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E JULY 1991 REVISED JULY 1994 State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 305; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) Latch-Up

More information

description/ordering information

description/ordering information Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 16 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µa Max Encode

More information

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR ALS174 and AS174 Contain Six Flip-Flops With Single-Rail Outputs ALS175 and AS175B Contain Four Flip-Flops With Double-Rail Outputs Buffered Clock and Direct-Clear Inputs SN54ALS174, SN54ALS175, SN54AS174,

More information

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION SN74AHCT1G02 SINGLE 2-INPUT POSITIVE-NOR GATE SCLS341K APRIL 1996 REVISED FEBRUARY 2003 Operating Range of 4.5 V to 5.5 V Max t pd of 6.5 ns at 5 V Low Power Consumption, 10-µA Max I CC ±8-mA Output Drive

More information

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT 1 SN74LVC1G126-Q1 www.ti.com... SCES467B JULY 2003 REVISED APRIL 2008 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT 1FEATURES Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883,

More information

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly

More information

description/ordering information

description/ordering information 3-Terminal Regulators Output Current Up To 100 ma No External Components Required Internal Thermal-Overload Protection Internal Short-Circuit Current Limiting Direct Replacement for Industry-Standard MC79L00

More information

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22 www.ti.com FEATURES SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 Inputs Are TTL-Voltage Compatible I off Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation CC Operation

More information

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR Qualified for Automotive Applications Retriggerable/Resettable Capability Trigger and Reset Propagation Delays Independent of R X, C X Triggering From the Leading or Trailing Edge Q and Q Buffered Outputs

More information

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs TYPE TYPICAL MAXIMUM CLOCK FREUEY (CL = 0 pf) (MHz) TYPICAL POWER

More information

5-V PECL-to-TTL Translator

5-V PECL-to-TTL Translator 1 SN65ELT21 www.ti.com... SLLS923 JUNE 2009 5-V PECL-to-TTL Translator 1FEATURES 3ns (TYP) Propagation Delay Operating Range: V CC = 4.2 V to 5.7 V with GND = 0 V 24-mA TTL Output Deterministic Output

More information

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS 1 LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS Check for Samples: LMV331-Q1 SINGLE, LMV393-Q1 DUAL 1FEATURES Qualified for Automotive Applications

More information

CD54HCT373, CD74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CD54HCT373, CD74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS 4.5-V to 5.5-V V CC Operation Wide Operating Temperature Range of 55 C to 125 C Balanced Propagation Delays and Transition Times Standard Outputs Drive Up To 10 LS-TTL Loads Significant Power Reduction

More information

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS 4AC64, 74AC64 6-BIT BUS TRANSCEIVERS SCAS3A MARCH 990 REVISED APRIL 996 Members of the Texas Itruments Widebus Family 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture

More information

3.3 V Dual LVTTL to DIfferential LVPECL Translator

3.3 V Dual LVTTL to DIfferential LVPECL Translator 1 SN65LVELT22 www.ti.com... SLLS928 DECEMBER 2008 3.3 V Dual LVTTL to DIfferential LVPECL Translator 1FEATURES 450 ps (typ) Propagation Delay Operating Range: V CC 3.0 V to 3.8 with GND = 0 V

More information

Dual Voltage Detector with Adjustable Hysteresis

Dual Voltage Detector with Adjustable Hysteresis TPS3806J20 Dual Voltage Detector with Adjustable Hysteresis SLVS393A JULY 2001 REVISED NOVEMBER 2004 FEATURES DESCRIPTION Dual Voltage Detector With Adjustable The TPS3806 integrates two independent voltage

More information

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin

More information

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS Operating Voltage Range of 4.5 V to 5.5 V Low Power Consumption, 80-µA Max I CC Typical t pd = 12 ns ±6-mA Output Drive at 5 V Low Input Current of 1 µa Max Inputs Are TTL-Voltage Compatible High-Current

More information

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic

More information

description/ordering information

description/ordering information Controlled Baseline One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of 40 C to 105 C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change Notification

More information

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS 3-State Outputs Interface Directly With System Bus Gated Output-Control LInes for Enabling or Disabling the Outputs Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two

More information

CD54/74AC283, CD54/74ACT283

CD54/74AC283, CD54/74ACT283 Data sheet acquired from Harris Semiconductor SCHS251D August 1998 - Revised May 2000 Features Buffered Inputs Exceeds 2kV ESD Protection MIL-STD-883, Method 3015 SCR-Latchup-Resistant CMOS Process and

More information

description/ordering information

description/ordering information Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers, or Drive Up To 15 LSTTL Loads True Outputs Low Power Consumption, 80-µA Max I CC

More information

CD74AC251, CD74ACT251

CD74AC251, CD74ACT251 Data sheet acquired from Harris Semiconductor SCHS246 August 1998 CD74AC251, CD74ACT251 8-Input Multiplexer, Three-State Features Buffered Inputs Typical Propagation Delay - 6ns at V CC = 5V, T A = 25

More information

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs

More information

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS 74A7 Eight Latches in a Single Package -State Bus-Driving True s Full Parallel Access for Loading Buffered Control Inputs Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and Configuratio

More information

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003 Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003 The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages

More information

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER Compatible With IEEE Std 1194.1-1991 (BTL) TTL A Port, Backplane Traceiver Logic (BTL) B Port Open-Collector B-Port Outputs Sink 100 ma BIAS V CC Pin Minimizes Signal Distortion During Live Iertion or

More information

CD54HC373, CD74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CD54HC373, CD74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS 2-V to 6-V V CC Operation Wide Operating Temperature Range of 55 C to 125 C Balanced Propagation Delays and Transition Times Standard Outputs Drive up to 15 LS-TTL Loads Significant Power Reduction Compared

More information

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS The RM4136 and RV4136 are obsolete and are no longer supplied. Continuous Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption

More information

description AGND CLK AV CC 1Y0 1Y1 1Y2 GND GND 1Y3 1Y4 V CC 2Y0 2Y1 GND GND 2Y2 2Y3 1G FBOUT 2G FBIN PW PACKAGE (TOP VIEW)

description AGND CLK AV CC 1Y0 1Y1 1Y2 GND GND 1Y3 1Y4 V CC 2Y0 2Y1 GND GND 2Y2 2Y3 1G FBOUT 2G FBIN PW PACKAGE (TOP VIEW) Use CDCVF259A as a Replacement for this Device Designed to Meet PC133 SDRAM Registered DIMM Specification Rev..9 Spread Spectrum Clock Compatible Operating Frequency 25 MHz to 14 MHz Static Phase Error

More information