SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Transcription

1 ALS174 and AS174 Contain Six Flip-Flops With Single-Rail Outputs ALS175 and AS175B Contain Four Flip-Flops With Double-Rail Outputs Buffered Clock and Direct-Clear Inputs SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Fully Buffered Outputs for Maximum Isolation From External Disturbances ( AS Only) SN54ALS174...J OR W PACKAGE SN54AS174...J PACKAGE SN74ALS174, SN74AS174...D, N, OR NS PACKAGE (TOP VIEW) SN54ALS175...J OR W PACKAGE SN54AS175B...J PACKAGE SN74ALS175, SN74AS175B... D, N, OR NS PACKAGE (TOP VIEW) CLR 1Q 1D 2D 2Q 3D 3Q GND V CC 6Q 6D 5D 5Q 4D 4Q CLK CLR 1Q 1Q 1D 2D 2Q 2Q GND V CC 4Q 4Q 4D 3D 3Q 3Q CLK SN54ALS174, SN54AS FK PACKAGE (TOP VIEW) SN54ALS FK PACKAGE (TOP VIEW) 1D 2D NC 2Q 3D 1Q CLR NC V CC CLK 4Q 6Q Q GND NC 6D 5D NC 5Q 4D 1Q 1D NC 2D 2Q 1Q CLR NC CLK 3Q 4Q Q GND NC V CC 4Q 4D NC 3D 3Q description NC No internal connection These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR) input. The ALS175 and AS175B feature complementary outputs from each flip-flop. Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output. These circuits are fully compatible for use with most TTL circuits. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX DALLAS, TEXAS

2 SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 TA 0 C to70 C SOIC D 55 C to 125 C ORDERING INFORMATION PACKAGE PDIP N Tube Tube Tape and reel Tube Tape and reel Tube Tape and reel Tube Tape and reel SOP NS Tape and reel CDIP J Tube CFP W Tube ORDERABLE PART NUMBER SN74ALS174N SN74AS174N SN74ALS175N SN74AS175BN SN74ALS174D SN74ALS174DR SN74AS174D SN74AS174DR SN74ALS175D SN74ALS175DR SN74AS175BD SN74AS175BDR SN74ALS174NSR SN74AS174NSR SN74ALS175NSR SN74AS175BNSR SNJ54ALS174J SNJ54AS174J SNJ54ALS175J SNJ54AS175BJ SNJ54ALS174W SNJ54ALS175W SNJ54ALS174FK TOP-SIDE MARKING SN74ALS174N SN74AS174N SN74ALS175N SN74AS175BN ALS174 AS174 ALS175 AS175B ALS174 74AS174 ALS175 74AS175B SNJ54ALS174J SNJ54AS174J SNJ54ALS175J SNJ54AS175BJ SNJ54ALS174W SNJ54ALS175W SNJ54ALS174FK LCCC FK Tube SNJ54AS174FK SNJ54AS174FK SNJ54ALS175FK SNJ54ALS175FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at This orderable is not recommended for new designs. FUNCTION TABLE (each flip-flop) INPUTS OUTPUTS CLR CLK D Q Q L X X L H H H H L H L L H H L X Q0 Q0 ALS175 and AS175B only 2 POST OFFICE BOX DALLAS, TEXAS 75265

3 SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 logic diagrams (positive logic) CLR 1 ALS174, AS174 CLK 9 ALS175, AS175B CLK 9 CLR 1 1D 3 1D C1 R 2 1Q 1D 4 1D 2 C1 R 3 1Q 1Q To Five Other Channels Pin numbers shown are for the D, J, N, NS, and W packages. To Three Other Channels absolute maximum ratings over operating free-air temperature range, SN54/74ALS174, SN54/74ALS175 (unless otherwise noted) Supply voltage, V CC V Input voltage, V I V Package thermal impedance, θ JA (see Note 1): D package C/W N package C/W NS package C/W Storage temperature range, T stg C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD recommended operating conditions (see Note 2) SN54ALS174 SN54ALS175 SN74ALS174 SN74ALS175 UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage V VIH High-level input voltage 2 2 V VIL Low-level input voltage V IOH High-level output current ma IOL Low-level output current 4 8 ma TA Operating free-air temperature C NOTE 2: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. POST OFFICE BOX DALLAS, TEXAS

4 SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN54ALS174 SN54ALS175 SN74ALS174 SN74ALS175 MIN TYP MAX MIN TYP MAX VIK VCC = 4.5 V, II = 18 ma V VOH VCC = 4.5 V to 5.5 V, IOH = 0.4 ma VCC 2 VCC 2 V VOL VCC =45V 4.5 IOL = 4 ma IOL = 8 ma II VCC = 5.5 V, VI = 7 V ma IIH VCC = 5.5 V, VI = 2.7 V µa IIL All others CLK VCC =55V 5.5 V, VI =04V IO VCC = 5.5 V, VO = 2.25 V ma ICC ALS174 ALS175 VCC =55V 5.5 V, See Note All typical values are at VCC = 5 V, TA = 25 C. The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. NOTE 3: ICC is measured with D inputs and CLR grounded, and CLK at 4.5 V. timing requirements over recommended operating free-air temperature range (unless otherwise noted) SN54ALS174 SN54ALS175 SN74ALS174 SN74ALS175 UNIT MIN MAX MIN MAX fclock Clock frequency MHz CLR low tw Pulse duration CLK high ns tsu Setup time before CLK CLK low Data CLR inactive 8 6 th Hold time, data after CLK 0 0 ns UNIT V ma ma ns switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pf, RL = 500 Ω, TA = MIN to MAX SN54ALS174 SN54ALS175 SN74ALS174 SN74ALS175 MIN MAX MIN MAX fmax MHz tplh Any Q CLR tphl (or Q, ALS175) tplh Any Q CLK (or Q, ALS175) tphl For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. UNIT ns ns 4 POST OFFICE BOX DALLAS, TEXAS 75265

5 SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 absolute maximum ratings over operating free-air temperature range, SN54/74AS174, SN54/74AS175B (unless otherwise noted) Supply voltage, V CC V Input voltage, V I V Package thermal impedance, θ JA (see Note 1): D package C/W N package C/W NS package C/W Storage temperature range, T stg C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD recommended operating conditions (see Note 2) SN54AS174 SN54AS175B SN74AS174 SN74AS175B UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage V VIH High-level input voltage 2 2 V VIL Low-level input voltage V IOH High-level output current 2 2 ma IOL Low-level output current ma TA Operating free-air temperature C NOTE 2: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN54AS174 SN54AS175B SN74AS174 SN74AS175B MIN TYP MAX MIN TYP MAX VIK VCC = 4.5 V, II = 18 ma V VOH VCC = 4.5 V to 5.5 V, IOH = 2 ma VCC 2 VCC 2 V VOL VCC = 4.5 V, IOL = 20 ma V II VCC = 5.5 V, VI = 7 V ma IIH VCC = 5.5 V, VI = 2.7 V µa IIL VCC = 5.5 V, VI = 0.4 V ma IO VCC = 5.5 V, VO = 2.25 V ma ICC AS174 AS175B VCC =55V 5.5 V, See Note All typical values are at VCC = 5 V, TA = 25 C. The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS. NOTE 4: ICC is measured with D inputs, CLR, and CLK grounded. UNIT ma POST OFFICE BOX DALLAS, TEXAS

6 SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 timing requirements over recommended operating free-air temperature range (unless otherwise noted) SN54AS174 SN54AS175B SN74AS174 SN74AS175B UNIT MIN MAX MIN MAX fclock* Clock frequency MHz tw* tsu* Pulse duration Setup time before CLK CLR low CLK high 4 4 CLK low AS CLK low AS175B 5 5 Data AS AS175B 3 3 ns CLR inactive 6 6 th* Hold time, data after CLK 1 1 ns * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data, but is not production tested. switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pf, RL = 500 Ω, TA = MIN to MAX SN54AS174 SN74AS174 MIN MAX MIN MAX fmax* MHz tphl CLR Any Q ns tplh tphl CLK Any Q * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data, but is not production tested. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pf, RL = 500 Ω, TA = MIN to MAX SN54AS175B SN74AS175B MIN MAX MIN MAX fmax* MHz tplh tphl tplh tphl CLR Any Q or Q CLK AnyQorQ Q * On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data, but is not production tested. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ns UNIT ns UNIT ns ns 6 POST OFFICE BOX DALLAS, TEXAS 75265

7 SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR SDAS207E - APRIL REVISED MAY 2002 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7 V VCC RL = R1 = R2 S1 RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R1 R2 Test Point LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR 3-STATE OUTPUTS Timing Input 1.3 V 3.5 V 0.3 V High-Level Pulse 1.3 V 1.3 V 3.5 V 0.3 V Data Input tsu 1.3 V th 1.3 V 3.5 V 0.3 V Low-Level Pulse tw 1.3 V 1.3 V 3.5 V 0.3 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VOLTAGE WAVEFORMS PULSE DURATIONS Output Control (low-level enabling) Waveform 1 S1 Closed (see Note B) Waveform 2 S1 Open (see Note B) tpzl tpzh 1.3 V 1.3 V tphz 1.3 V 1.3 V tplz 3.5 V 0.3 V VOL 0.3 V 0.3 V 3.5 V VOH 0 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS Input In-Phase Output Out-of-Phase Output (see Note C) tplh tphl 1.3 V 1.3 V 1.3 V tphl 3.5 V 0.3 V VOH 1.3 V VOL tplh VOH 1.3 V 1.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement. Figure 1. Load Circuits and Voltage Waveforms POST OFFICE BOX DALLAS, TEXAS

8 PACKAGE OPTION ADDENDUM 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking QEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to QE A SNJ54AS175BJ A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to A SNJ54ALS 174FK EA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to EA SNJ54ALS174J FA ACTIVE CFP W 16 1 TBD A42 N / A for Pkg Type -55 to FA SNJ54ALS174W EA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to EA SNJ54ALS175J JM38510/37201B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 JM38510/ 37201B2A JM38510/37201BEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/ 37201BEA JM38510/37202B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 JM38510/ 37202B2A JM38510/37202BEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/ 37202BEA M38510/37201B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 JM38510/ 37201B2A M38510/37201BEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/ 37201BEA M38510/37202B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 JM38510/ 37202B2A M38510/37202BEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/ 37202BEA SN54ALS174J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SN54ALS174J (4/5) Samples SN54ALS175J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SN54ALS175J SN74ALS174D ACTIVE SOIC D Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS174 Addendum-Page 1

9 PACKAGE OPTION ADDENDUM 17-Mar-2017 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN74ALS174DG4 ACTIVE SOIC D Green (RoHS SN74ALS174DR ACTIVE SOIC D Green (RoHS SN74ALS174DRG4 ACTIVE SOIC D Green (RoHS SN74ALS174N ACTIVE PDIP N Pb-Free (RoHS) SN74ALS174NSR ACTIVE SO NS Green (RoHS SN74ALS175D ACTIVE SOIC D Green (RoHS SN74ALS175DG4 ACTIVE SOIC D Green (RoHS SN74ALS175DR ACTIVE SOIC D Green (RoHS SN74ALS175N ACTIVE PDIP N Pb-Free (RoHS) SN74ALS175NE4 ACTIVE PDIP N Pb-Free (RoHS) SN74ALS175NSR ACTIVE SO NS Green (RoHS SN74AS174D ACTIVE SOIC D Green (RoHS SN74AS174N ACTIVE PDIP N Pb-Free (RoHS) SN74AS174NSR ACTIVE SO NS Green (RoHS SN74AS175BD ACTIVE SOIC D Green (RoHS SN74AS175BN ACTIVE PDIP N Pb-Free (RoHS) SN74AS175BNSR ACTIVE SO NS Green (RoHS (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS174 CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS174 CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS174 Device Marking CU NIPDAU N / A for Pkg Type 0 to 70 SN74ALS174N CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS174 CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS175 CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS175 CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS175 CU NIPDAU N / A for Pkg Type 0 to 70 SN74ALS175N CU NIPDAU N / A for Pkg Type 0 to 70 SN74ALS175N CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS175 CU NIPDAU Level-2-260C-1 YEAR 0 to 70 AS174 CU NIPDAU N / A for Pkg Type 0 to 70 SN74AS174N CU NIPDAU Level-1-260C-UNLIM 0 to 70 74AS174 CU NIPDAU Level-1-260C-UNLIM 0 to 70 AS175B CU NIPDAU N / A for Pkg Type 0 to 70 SN74AS175BN CU NIPDAU Level-1-260C-UNLIM 0 to 70 74AS175B SNJ54ALS174FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to A SNJ54ALS (4/5) Samples Addendum-Page 2

10 PACKAGE OPTION ADDENDUM 17-Mar-2017 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking SNJ54ALS174J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to EA SNJ54ALS174J SNJ54ALS174W ACTIVE CFP W 16 1 TBD A42 N / A for Pkg Type -55 to FA SNJ54ALS174W SNJ54ALS175J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to EA SNJ54ALS175J SNJ54AS174J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SNJ54AS174J 174FK (4/5) Samples SNJ54AS175BJ ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to QE A SNJ54AS175BJ (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS : TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 3

11 PACKAGE OPTION ADDENDUM 17-Mar-2017 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B, SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B : Catalog: SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B Military: SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page 4

12 PACKAGE MATERIALS INFORMATION 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74ALS174DR SOIC D Q1 SN74ALS174NSR SO NS Q1 SN74ALS175DR SOIC D Q1 SN74ALS175NSR SO NS Q1 SN74AS174NSR SO NS Q1 SN74AS175BNSR SO NS Q1 Pack Materials-Page 1

13 PACKAGE MATERIALS INFORMATION 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74ALS174DR SOIC D SN74ALS174NSR SO NS SN74ALS175DR SOIC D SN74ALS175NSR SO NS SN74AS174NSR SO NS SN74AS175BNSR SO NS Pack Materials-Page 2

14

15

16

17

18

19

20

21 IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products ( apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box , Dallas, Texas Copyright 2017, Texas Instruments Incorporated