SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

Size: px
Start display at page:

Download "SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS"

Transcription

1 SN, SN7 Choice of Open-Collector, Open-Emitter, or -State s High-Impedance State for Party-Line Applications Single-Ended or Differential AND/NAND s Single -V Supply Dual Channel Operation Compatible With TTL Short-Circuit Protection High-Current s Common and Individual Controls Clamp Diodes at Inputs and s Easily Adaptable to SN and SN7 Applications Designed for Use With SN and SN7 description The SN and SN7 dual differential line drivers with -state outputs are designed to provide all the features of the SN and SN7 line drivers with the added feature of driver output controls. Individual controls are provided for each output pair, as well as a common control for both output pairs. If any output SLLS7C SEPTEMBER 97 REVISED MARCH 997 SN...J OR W PACKAGE SN7...N PACKAGE (TOP VIEW) is low, the associated output is in a high-impedance state and the output can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications. The output stages are similar to TTL totem-pole outputs, but with the sink outputs, YS and ZS, and the corresponding active pullup terminals, YP and ZP, available on adjacent package pins. The SN is characterized for operation over the full military temperature range of C to C. The SN7 is characterized for operation over the temperature range of C to 7 C. YS YP NC A B ZP ZS YS YP A B C GND V CC ZP ZS YS YP A C CC SN... FK PACKAGE (TOP VIEW) ZS ZP NC C GND NC CC VCC C ZP NC No internal connection ZS YS NC YP A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 997, Texas Instruments Incorporated POST OFFICE BOX DALLAS, TEXAS 7

2 SN, SN7 SLLS7C SEPTEMBER 97 REVISED MARCH 997 FUNCTION TABLE INPUTS OUTPUTS OUTPUT CONTROL DATA AND NAND C CC A B Y Z L X X X Z Z X L X X Z Z H H L X L H H H X L L H H H H H H L H = high level, L = low level, X = irrelevant, Z = high impedance (off) B input and th line of function table are applicable only to driver number. logic symbol 7 C 9 CC C A B A & & & EN EN YP YS ZP ZS YP YS ZP ZS logic diagram (positive logic) 7 C 9 CC C A B A YP YS ZP ZS YP YS ZP ZS This symbol is in accordance with ANSI/IEEE Std 9-98 and IEC Publication 7-. Pin numbers shown are for the J, N, and W packages. POST OFFICE BOX DALLAS, TEXAS 7

3 SN, SN7 SLLS7C SEPTEMBER 97 REVISED MARCH 997 schematic Input B Input A V CC kω V V kω Ω kω To Other Driver Ω Ω AND Pullup YP AND Sink YS 9 Ω kω 9 Ω Ω kω 9 Ω Ω Ω Ω Ω 9 Ω 9 Ω Ω kω kω 9 Ω Ω NAND Pullup ZP NAND Sink ZS Control C 7 V kω. kω kω Common Control CC Control C Input A 8 GND 9 AND Pullup YP AND YS NAND Pullup ZP NAND ZS V... V CC bus These components are common to both drivers. Resistor values shown are nominal and in ohms. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note ) V Input voltage, V I V Off-state voltage applied to open-collector outputs V Continuous total power dissipation (see Note ) See Dissipation Rating Table Operating free-air temperature range, T A : SN C to C SN C to 7 C Storage temperature range, T stg C to C Lead temperature, mm (/ inch) from case for seconds: N package C Case temperature for seconds: FK package C Lead temperature, mm (/ inch) from case for seconds: J or W package C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. PACKAGE T A C POWER RATING DISSIPATION RATING TABLE DERATING FACTOR ABOVE T A = C T A = 7 C POWER RATING T A = C POWER RATING FK 7 mw. mw/ C 88 mw 7 mw J 7 mw. mw/ C 88 mw 7 mw N mw 9. mw/ C 7 mw N/A W mw 8. mw/ C mw mw POST OFFICE BOX DALLAS, TEXAS 7

4 SN, SN7 SLLS7C SEPTEMBER 97 REVISED MARCH 997 recommended operating conditions SN SN7 MIN NOM MAX MIN NOM MAX UNIT Supply voltage, V CC...7. V High-level input voltage, V IH V Low-level input voltage, V IL.8.8 V High-level output current, I OH ma Low-level output current, I OL ma Operating free-air temperature, T A 7 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNIT SN SN7 V IK Input clamp voltage V CC = MIN, I I = ma V V OH V OL High-level output V CC = MIN, V IH = V, I OH = ma.... V voltage V IL =.8 V I OH = ma.. Low-level output V CC = MIN, V IH = V, V IL =.8 V,.... V voltage I OL = ma V OK clamp voltage V CC = MAX, I O = ma.... V I O(off) I OZ I I I IH I IL I OS I CC Off-state open-collector output V CC = MAX current Off-state (high-impedance-state) impedance output current Input current at maximum input voltage A, B, C CC T A = C V OH = V T A = C A V T A = C μa V OH =. TA = 7 C T A = C, V O = to V CC ± ± V CC = MAX, V O = V O =. V ±8 ± μa controls at T A = MAX.8 V V O =. V ±8 ± V O = V CC 8 V CC = MAX, V I = V. High-level A, B, C V V input current CC = MAX, V I =. CC 8 8 Low-level A, B, C.. V V input current CC = MAX, V I =. CC.. Short-circuit output current V CC = MAX, V O =, T A = C 9 9 ma Supply current All inputs at V, No load, V CC = MAX 7 7 (both drivers) T A = C V CC = 7 V 8 8 All parameters with the exception of off-state open-collector output current are measured with the active pullup connected to the sink output. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at T A = C and V CC = V, with the exception of V CC at 7 V. Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second. ma μaa ma ma POST OFFICE BOX DALLAS, TEXAS 7

5 SN, SN7 switching characteristics, V CC = V, C L = pf, T A = C PARAMETER t PLH Propagation delay time, low-to-high level output t PHL Propagation delay time, high-to-low-level output SLLS7C SEPTEMBER 97 REVISED MARCH 997 SN SN7 TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNIT ns See Figure ns t PZH enable time to high level R L = 8 Ω, See Figure 7 7 ns t PZL enable time to low level R L = Ω, See Figure ns t PHZ disable time from high level R L = 8 Ω, See Figure ns t PLZ disable time from low level R L = Ω, See Figure 7 7 ns PARAMETER MEASUREMENT INFORMATION V kω Pulse Generator (see Note A) Input Ω AND C L = pf (see Note B) NAND C L = pf (see Note B) TEST CIRCUIT ns ns Input 9%. V 9%. V V % t PHL % t PLH V V OH NAND. V. V t PLH tphl V OL V OH AND. V. V VOLTAGE WAVEFORMS V OL NOTES: A. The pulse generator has the following characteristics: Z O = Ω, PRR khz, t w = ns. B. C L includes probe and jig capacitance. Figure. Test Circuit and Voltage Waveforms t PLH and t PHL POST OFFICE BOX DALLAS, TEXAS 7

6 SN, SN7 SLLS7C SEPTEMBER 97 REVISED MARCH 997 Input PARAMETER MEASUREMENT INFORMATION Pulse Generator (see Note A) Ω C L = pf (see Note B) NAND AND V R L 8 Ω kω C L = pf (see Note B) V TEST CIRCUIT ns ns 9% 9% V Input. V. V % t PZH % V V OH. V. V t PHZ V off V VOLTAGE WAVEFORMS NOTES: A. The pulse generator has the following characteristics: Z O = Ω, PRR khz, t w = ns. B. C L includes probe and jig capacitance. Figure. Test Circuit and Voltage Waveforms t PZH and t PHZ POST OFFICE BOX DALLAS, TEXAS 7

7 SN, SN7 PARAMETER MEASUREMENT INFORMATION SLLS7C SEPTEMBER 97 REVISED MARCH 997 Input Pulse Generator (see Note A) V kω Ω C L = pf (see Note B) NAND AND V R L Ω C L = pf (see Note B) TEST CIRCUIT ns ns Input % 9%. V 9%. V % V V t PZL t PLZ V. V. V V OL VOLTAGE WAVEFORMS NOTES: A. The pulse generator has the following characteristics: Z O = Ω, PRR khz, t w = ns. B. C L includes probe and jig capacitance. Figure. Test Circuit and Voltage Waveforms, t PZL and t PLZ POST OFFICE BOX DALLAS, TEXAS 7 7

8 SN, SN7 SLLS7C SEPTEMBER 97 REVISED MARCH 997 TYPICAL CHARACTERISTICS ÁÁÁÁ No Load ÁÁÁÁ T A = C OUTPUT VOLTAGE DATA INPUT VOLTAGE ÁÁÁÁ V CC = V ÁÁÁÁ No Load OUTPUT VOLTAGE DATA INPUT VOLTAGE ÁÁVO VO Voltage V ÁÁ V CC =. V V CC = V V CC =. V VO V O Voltage V ÁÁ T A = C T A = C T A = C V I Data Input Voltage V Figure V I Data Input Voltage V Figure OUTPUT VOLTAGE INPUT VOLTAGE (OUTPUT CONTROL) Load = Ω to GND T A = C OUTPUT VOLTAGE INPUT VOLTAGE (OUTPUT CONTROL) V CC = V Load = Ω to GND VO V O Voltage V ÁÁÁ V CC =. V V CC = V V CC =. V VO V O Voltage V ÁÁ T A = C T A = C T A = C Disabled High Disabled High V I Input Voltage ( Control) V Figure V I Input Voltage ( Control) V Figure 7 Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. 8 POST OFFICE BOX DALLAS, TEXAS 7

9 SN, SN7 TYPICAL CHARACTERISTICS SLLS7C SEPTEMBER 97 REVISED MARCH 997 VO V O Voltage V ÁÁ OUTPUT VOLTAGE INPUT VOLTAGE (OUTPUT CONTROL) V CC =. V V CC = V V CC =. V Disabled ÁÁÁÁÁÁÁ Load = Ω to V ÁÁÁÁÁÁÁ CC Low T A = C VO Voltage V ÁÁVO OUTPUT VOLTAGE INPUT VOLTAGE (OUTPUT CONTROL) T A = C ÁÁÁÁÁÁÁ Load = Ω to V CC ÁÁÁÁÁÁÁ V CC = V T A = C T A = C V I Input Voltage ( Control) V Figure 8 Disabled Low V I Input Voltage ( Control) V Figure 9 VO V O Voltage V ÁÁ V CC =. V OUTPUT VOLTAGE FREE-AIR TEMPERATURE V OH (I OH = ma) V OH (I OH = ma) V OL (I OL = ma) High-Level Voltage V ÁÁ V O T A = C HIGH-LEVEL OUTPUT VOLTAGE OUTPUT CURRENT V CC =. V V CC =. V V CC = V 7 7 T A Free-Air Temperature C Figure 8 I OH Current ma Figure Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. POST OFFICE BOX DALLAS, TEXAS 7 9

10 SN, SN7 SLLS7C SEPTEMBER 97 REVISED MARCH 997 TYPICAL CHARACTERISTICS.. T A = C LOW-LEVEL OUTPUT VOLTAGE OUTPUT CURRENT 8 7 ÁÁÁÁ No Load T A = C SUPPLY CURRENT (BOTH DRIVERS) SUPPLY VOLTAGE VOL V Voltage V OL ÁÁÁ... V CC =. V V CC =. V ICC Supply Current ma ÁÁ Inputs Grounded Inputs Open. 8 I OL Current ma Figure 7 8 V CC Supply Voltage V Figure ICC Supply Current ma ÁÁÁ 8 SUPPLY CURRENT (BOTH DRIVERS) OUTPUT CURRENT ÁÁÁÁÁÁ V ÁÁÁÁÁÁ CC = V Inputs Grounded ÁÁÁÁÁÁ No Load ICC Supply Current ma ÁÁ SUPPLY CURRENT (BOTH DRIVERS) SUPPLY VOLTAGE ÁÁÁÁÁÁÁ V CC = V ÁÁÁÁÁÁÁ R L = C ÁÁÁÁÁÁÁ L = pf Inputs: -V Square Wave ÁÁÁÁÁÁÁ T A = C T A Free-Air Temperature C Figure.. f Frequency MHz Figure Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. POST OFFICE BOX DALLAS, TEXAS 7

11 SN, SN7 TYPICAL CHARACTERISTICS SLLS7C SEPTEMBER 97 REVISED MARCH 997 Propagation Delay Times From Data Inputs ns V ÁÁÁÁÁ CC = V 8 C L = pf ÁÁÁÁÁ See Figure 8 PROPAGATION DELAY TIMES FROM DATA INPUTS FREE-AIR TEMPERATURE t PLH t PHL 7 7 T A Free-Air Temperature C Figure Enable and Disable Times ns OUTPUT ENABLE AND DISABLE TIMES FREE-AIR TEMPERATURE ÁÁÁÁÁÁ V CC = V See Figures and 7 7 T A Free-Air Temperature C Figure 7 Data for temperatures below C and above 7 C and for supply voltages below.7 V and above. V are applicable to SN circuits only. These parameters were measured with the active pullup connected to the sink output. t PLZ t PZL t PHZ t PZH APPLICATION INFORMATION Location Location R T R T Location Location Location Twisted Pair Location SN7 Driver SN7 Receiver R T = Z O. A capacitor may be connected in series with R T to reduce power dissipation. Figure 8. Basic Party-Line or Data-Bus Differential Data Transmission POST OFFICE BOX DALLAS, TEXAS 7

12 PACKAGE OPTION ADDENDUM 7-Mar-7 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan () Lead/Ball Finish () MSL Peak Temp () Op Temp ( C) 9-887A ACTIVE LCCC FK TBD POST-PLATE N / A for Pkg Type - to 9-887A SNJ FK Device Marking 9-887EA ACTIVE CDIP J TBD A N / A for Pkg Type - to 9-887EA SNJJ 9-887FA ACTIVE CFP W TBD A N / A for Pkg Type - to 9-887FA SNJW JM8/BEA ACTIVE CDIP J TBD A N / A for Pkg Type - to JM8 /BEA M8/BEA ACTIVE CDIP J TBD A N / A for Pkg Type - to JM8 /BEA SNJ ACTIVE CDIP J TBD A N / A for Pkg Type - to SNJ (/) Samples SN7N ACTIVE PDIP N Pb-Free (RoHS) SN7NE ACTIVE PDIP N Pb-Free (RoHS) SN7NSR ACTIVE SO NS Green (RoHS & no Sb/Br) CU NIPDAU N / A for Pkg Type to 7 SN7N CU NIPDAU N / A for Pkg Type to 7 SN7N CU NIPDAU Level--C-UNLIM to 7 SN7 SNJFK ACTIVE LCCC FK TBD POST-PLATE N / A for Pkg Type - to 9-887A SNJ FK SNJJ ACTIVE CDIP J TBD A N / A for Pkg Type - to 9-887EA SNJJ SNJW ACTIVE CFP W TBD A N / A for Pkg Type - to 9-887FA SNJW () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. Addendum-Page

13 PACKAGE OPTION ADDENDUM 7-Mar-7 () Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all substances, including the requirement that lead not exceed.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed.% by weight in homogeneous material) () MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. () There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. () Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. () Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN, SN7 : Catalog: SN7 Military: SN NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page

14 PACKAGE MATERIALS INFORMATION -Jul- TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W (mm) A (mm) B (mm) K (mm) P (mm) W (mm) Pin Quadrant SN7NSR SO NS Q Pack Materials-Page

15 PACKAGE MATERIALS INFORMATION -Jul- *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN7NSR SO NS Pack Materials-Page

16

17

18

19

20

21 IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD, latest issue, and to discontinue any product or service per JESD8, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products ( apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that () anticipate dangerous consequences of failures, () monitor failures and their consequences, and () lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 99 and ISO ), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box, Dallas, Texas 7 Copyright 7, Texas Instruments Incorporated

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER ua9637ac DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 Operates From Single 5-V Power Supply

More information

SN74LV04A-Q1 HEX INVERTER

SN74LV04A-Q1 HEX INVERTER SN74LV04A-Q1 HEX INVERTER Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) 2-V to 5.5-V Operation

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001 Convert TTL Voltage Levels to MOS Levels High Sink-Current

More information

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed

More information

SN75124 TRIPLE LINE RECEIVER

SN75124 TRIPLE LINE RECEIVER SN75124 TRIPLE LINE RECEIER Meets or Exceeds the Requirements of IBM System 360 Input/Output Interface Specification Operates From Single 5- Supply TTL Compatible Built-In Input Threshold Hysteresis High

More information

SN75150 DUAL LINE DRIVER

SN75150 DUAL LINE DRIVER SN75150 DUAL LINE DRIVER Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs

More information

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER SN75157 DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendation V.1 and V.11 Operates From Single 5-V Power Supply Wide

More information

1 to 4 Configurable Clock Buffer for 3D Displays

1 to 4 Configurable Clock Buffer for 3D Displays 1 S3 GND S4 4 5 6 CLKIN 3 CLKOUT3 S1 2 Top View CLKOUT4 S2 1 7 8 9 OE 12 11 10 CLKOUT1 VDD CLKOUT2 CDC1104 SCAS921 SEPTEMBER 2011 1 to 4 Configurable Clock Buffer for 3D Displays Check for Samples: CDC1104

More information

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS Qualified for Automotive Applications Fully Static Operation Buffered Inputs Common Reset Positive Edge Clocking Typical f MAX = 60 MHz at = 5 V, = 5 pf, T A = 25 C Fanout (Over Temperature Range) Standard

More information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS Convert TTL Voltage Levels to MOS Levels High Sink-Current Capability Input Clamping Diodes Simplify System Design Open-Collector Drivers for Indicator Lamps and Relays Inputs Fully Compatible With Most

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS074B APRIL 1982 REVISED JANUARY 1995 AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS Qualified for Automotive Applications Typical V OLP (Output Ground Bounce) 2.3 V at = 3.3 V, T A = 25 C Supports Mixed-Mode Voltage

More information

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS SN747 THRU SN747 DUAL PERIPHERAL DRIVERS SLRS024 DECEMBER 976 REVISED MAY 990 PERIPHERAL DRIVERS FOR HIGH-VOLTAGE HIGH-CURRENT DRIVER APPLICATIONS Characterized for Use to 00 ma High-Voltage Outputs No

More information

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Two Enable Inputs to Simplify Cascading and/or

More information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER 1 1FEATURES Controlled Baseline One Assembly One Test Site One Fabrication Site Extended Temperature Performance of 55 C to 125 C Enhanced Diminishing Manufacturing Sources (DMS) Support Enhanced Product-Change

More information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER SN7558 DUAL DIFFERENTIAL LINE DRIVER Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. Single 5-V Supply Balanced-Line Operation TTL Compatible High Output Impedance in

More information

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P SLCS8A OCTOBER 979 REVISED OCTOBER 99 Fast Response Times Improved Gain and Accuracy Fanout to Series 5/7 TTL Loads Strobe Capability Short-Circuit and Surge Protection Designed to Be Interchangeable With

More information

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages

More information

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE www.ti.com SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE SCES543A FEBRUARY 2004 REVISED AUGUST 2006 FEATURES Controlled Baseline Typical V OHV (Output V OH Undershoot) >2 V at V CC = 3.3 V, T A = 25 C One

More information

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES SDAS113B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR). LT1030C QUADRUPLE LOW-POWER LINE DRIVER Low Supply Voltage... ±5 V to ±15 V Supply Current...500 µa Typical Zero Supply Current When Shut Down Outputs Can Be Driven ±30 V Output Open When Off (3-State)

More information

CD54HC4015, CD74HC4015

CD54HC4015, CD74HC4015 CD54HC4015, CD74HC4015 Data sheet acquired from Harris Semiconductor SCHS198C November 1997 - Revised May 2003 High Speed CMOS Logic Dual 4-Stage Static Shift Register [ /Title (CD74 HC401 5) /Subject

More information

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic) SN74CBT3861 10-BIT FET BUS SWITCH SCDS061D APRIL 1998 REVISED OCTOBER 2000 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Latch-Up Performance Exceeds 250 ma Per JESD 17 description

More information

CD74AC251, CD74ACT251

CD74AC251, CD74ACT251 Data sheet acquired from Harris Semiconductor SCHS246 August 1998 CD74AC251, CD74ACT251 8-Input Multiplexer, Three-State Features Buffered Inputs Typical Propagation Delay - 6ns at V CC = 5V, T A = 25

More information

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT 1 SN74LVC1G126-Q1 www.ti.com... SCES467B JULY 2003 REVISED APRIL 2008 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT 1FEATURES Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883,

More information

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS SDAS196B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic

More information

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS MC489, MC489A, SN5589, SN5589A, SN7589, SN7589A QUADRUPLE LINE RECEIVERS SLLS095D SEPTEMBER 973 REVISED OCTOBER 998 Input Resistance...3 kω to 7 kω Input Signal Range...±30 V Operate From Single 5-V Supply

More information

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS SDAS084B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip

More information

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels Designed to Be Used in Level-Shifting Applications description/ordering information The SN74CBTD3306 features two independent line switches.

More information

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER LF411 JFET-INPUT OPERATIONAL AMPLIFIER Low Input Bias Current, 50 pa Typ Low Input Noise Current, 0.01 pa/ Hz Typ Low Supply Current, 2 ma Typ High Input impedance, 10 12 Ω Typ Low Total Harmonic Distortion

More information

3.3 V Dual LVTTL to DIfferential LVPECL Translator

3.3 V Dual LVTTL to DIfferential LVPECL Translator 1 SN65LVELT22 www.ti.com... SLLS928 DECEMBER 2008 3.3 V Dual LVTTL to DIfferential LVPECL Translator 1FEATURES 450 ps (typ) Propagation Delay Operating Range: V CC 3.0 V to 3.8 with GND = 0 V

More information

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply

More information

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR SN74CBT3384A 10-BIT FET BUS SWITCH SCDS004L NOVEMBER 1992 REVISED JANUARY 2004 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels description/ordering information The SN74CBT3384A provides

More information

description/ordering information

description/ordering information µ SLVS060K JUNE 1976 REVISED APRIL 2005 3-Terminal Regulators Output Current Up To 500 ma No External Components High Power-Dissipation Capability Internal Short-Circuit Current Limiting Output Transistor

More information

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS Plug-In Replacement for SN75107A and SN75107B With Improved Characteristics ± 10-mV Input Sensitivity TTL-Compatible Circuitry Standard Supply Voltages... ±5 V Differential Input Common-Mode Voltage Range

More information

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22 www.ti.com FEATURES SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 Inputs Are TTL-Voltage Compatible I off Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation CC Operation

More information

CD54/74AC283, CD54/74ACT283

CD54/74AC283, CD54/74ACT283 Data sheet acquired from Harris Semiconductor SCHS251D August 1998 - Revised May 2000 Features Buffered Inputs Exceeds 2kV ESD Protection MIL-STD-883, Method 3015 SCR-Latchup-Resistant CMOS Process and

More information

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR Qualified for Automotive Applications Retriggerable/Resettable Capability Trigger and Reset Propagation Delays Independent of R X, C X Triggering From the Leading or Trailing Edge Q and Q Buffered Outputs

More information

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS DS8830, SN5583, SN7583 DUAL DIFFERENTIAL LINE DRIVERS Single 5-V Supply Differential Line Operation Dual Channels T TL Compatibility Short-Circuit Protection of Outputs Output Clamp Diodes to Terminate

More information

5-V Dual Differential PECL Buffer-to-TTL Translator

5-V Dual Differential PECL Buffer-to-TTL Translator 1 1FEATURES Dual 5-V Differential PECL-to-TTL Buffer 24-mA TTL Ouputs Operating Range PECL V CC = 4.75 V to 5.25 V with GND = 0 V Support for Clock Frequencies of 250 MHz (TYP) 3.5-ns Typical Propagation

More information

Dual Voltage Detector with Adjustable Hysteresis

Dual Voltage Detector with Adjustable Hysteresis TPS3806J20 Dual Voltage Detector with Adjustable Hysteresis SLVS393A JULY 2001 REVISED NOVEMBER 2004 FEATURES DESCRIPTION Dual Voltage Detector With Adjustable The TPS3806 integrates two independent voltage

More information

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT www.ti.com FEATURES SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT SCES382K MARCH 2002 REVISED APRIL 2007 Available in the Texas Instruments Low Power Consumption, 10-µA Max I CC NanoFree Package

More information

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 Data sheet acquired from Harris Semiconductor SCHS169C November 1997 - Revised October 2003 CD54HC251, CD74HC251, CD54HCT251, CD74HCT251 High-Speed CMOS Logic 8-Input Multiplexer, Three-State [ /Title

More information

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283 CD54HC283, CD74HC283, CD54HCT283, CD74HCT283 [ /Title (CD74 HC283, CD74 HCT28 3) /Subject (High Speed CMOS Logic 4-Bit Binary Full Adder Data sheet acquired from Harris Semiconductor SCHS176D November

More information

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE FEATURES Qualified for Automotive Applications Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval Supports 5-V V CC Operation Inputs Accept Voltages to 5.5 V Low

More information

SINGLE SCHMITT-TRIGGER BUFFER

SINGLE SCHMITT-TRIGGER BUFFER SN74LVC1G17-EP SGLS336A APRIL 2006 REVISED JUNE 2007 DESCRIPTION/ORDERING INFORMATION SINGLE SCHMITT-TRIGGER BUFFER FEATURES ESD Protection Exceeds JESD 22 Controlled Baseline 2000-V Human-Body Model (A114-A)

More information

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS 1 LMV331-Q1 SINGLE, LMV393-Q1 DUAL SLOS468D MAY 2005 REVISED AUGUST 2011 GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS Check for Samples: LMV331-Q1 SINGLE, LMV393-Q1 DUAL 1FEATURES Qualified for Automotive Applications

More information

5-V PECL-to-TTL Translator

5-V PECL-to-TTL Translator 1 SN65ELT21 www.ti.com... SLLS923 JUNE 2009 5-V PECL-to-TTL Translator 1FEATURES 3ns (TYP) Propagation Delay Operating Range: V CC = 4.2 V to 5.7 V with GND = 0 V 24-mA TTL Output Deterministic Output

More information

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008 1 1FEATURES Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) Operates From 2 V to 3.6 V Inputs Accept

More information

CD54HC147, CD74HC147, CD74HCT147

CD54HC147, CD74HC147, CD74HCT147 CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F September 1997 - Revised November 2003 High-Speed CMOS Logic 10- to 4-Line Priority Encoder [ /Title (CD74 HC147,

More information

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265 SDAS040B DECEMBER 983 REVISED JANUARY 995 Open-Collector Outputs Drive Bus Lines or Buffer Memory Address Registers Eliminate the Need for 3-State Overlap Protection pnp Inputs Reduce dc Loading Open-Collector

More information

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS LM29, LM39 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS SLOS59 JULY 1979 REVISED SEPTEMBER 199 Wide Range of Supply Voltages, Single or Dual Supplies Wide Bandwidth Large Output Voltage Swing Output Short-Circuit

More information

CD54HC7266, CD74HC7266

CD54HC7266, CD74HC7266 CD54HC7266, CD74HC7266 Data sheet acquired from Harris Semiconductor SCHS219D August 1997 - Revised September 2003 High-Speed CMOS Logic Quad 2-Input EXCLUSIVE NOR Gate [ /Title (CD74H C7266) /Subject

More information

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS www.ti.com FEATURES Low Supply Current... 85 µa Typ Low Offset Voltage... 2 mv Typ Low Input Bias Current... 2 na Typ Input Common Mode to GND Wide Supply Voltage... 3 V < V CC < 32 V Pin Compatible With

More information

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND Parallel-to-Serial, Serial-to-Parallel Conversions Left or Right Shifts Parallel Synchronous Loading Direct Overriding Clear Temporary Data-Latching Capability Package Options Include Plastic Small-Outline

More information

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE SCES454C DECEMBER 2003 REVISED AUGUST 2006 FEATURES Controlled Baseline I off Supports Partial-Power-Down Mode One Assembly/Test Site, One Fabrication Operation

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS112B APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description These

More information

SN74LVC2G04-EP DUAL INVERTER GATE

SN74LVC2G04-EP DUAL INVERTER GATE FEATURES SN74LVC2G04-EP DUAL INVERTER GATE SGLS365 AUGUST 2006 Controlled Baseline I off Supports Partial Power-Down-Mode One Assembly Site Operation One Test Site Latch-Up Performance Exceeds 100 ma Per

More information

L293, L293D QUADRUPLE HALF-H DRIVERS

L293, L293D QUADRUPLE HALF-H DRIVERS Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range: 4.5 V to 6 V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functionally

More information

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS SNAS, SNAS -BIT MAGNITUDE COMPARATORS Latchable P-Input Ports With Power-Up Clear Choice of Logical or Arithmetic (Two s Complement) Comparison Data and Inputs Utilize pnp Input Transistors to Reduce dc

More information

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER SLVS457A JANUARY 2003 REVISED MARCH 2003 Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ High Slew Rate...9

More information

SN54AC04, SN74AC04 HEX INVERTERS

SN54AC04, SN74AC04 HEX INVERTERS SN54AC04, SN74AC04 HEX INVERTERS 2-V to 6-V V CC Operation Inputs Accept Voltages to 6 V Max t pd of 7 ns at 5 V SN54AC04...J OR W PACKAGE SN74AC04...D, DB, N, NS, OR PW PACKAGE (TOP VIEW) 1A 1Y 2A 2Y

More information

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3. www.ti.com SN74ALVC245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES271D APRIL 1999 REVISED JULY 2004 FEATURES ±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds

More information

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS 2-V to 6-V V CC Operation Inputs Accept Voltages to 6 V Max t pd of 8.5 ns at 5 V 3-State Outputs Drive Bus Lines Directly description/ordering information These 8-bit flip-flops feature 3-state outputs

More information

SINGLE 2-INPUT POSITIVE-AND GATE

SINGLE 2-INPUT POSITIVE-AND GATE 1 SN74LVC1G08-Q1 www.ti.com... SCES556F MARCH 2004 REVISED APRIL 2008 SINGLE 2-INPUT POSITIVE-AND GATE 1FEATURES Qualified for Automotive Applications Latch-Up Performance Exceeds 100 ma Per Supports 5-V

More information

description/ordering information

description/ordering information AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA

More information

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed

More information

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels description/ordering information The SN74CBTS3306 features independent line switches with Schottky diodes on the I/Os to clamp undershoot.

More information

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol SDAS074B APRIL 1982 REVISED JANUARY 1995 AS1004A Offer High Capacitive-Drive Capability Driver Version of ALS04B and AS04 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers

More information

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS 3-State Outputs Interface Directly With System Bus Gated Output-Control LInes for Enabling or Disabling the Outputs Fully Independent Clock Virtually Eliminates Restrictions for Operating in One of Two

More information

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current Fanout to 15 F Devices SCR-Latchup-Resistant

More information

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS 74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS031C JULY 1987 REVISED APRIL 1996 3-State Outputs Drive Bus Lines Directly Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes

More information

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS 4.5-V to 5.5-V V CC Operation Wide Operating Temperature Range of 55 C to 125 C Balanced Propagation Delays and Transition Times Standard Outputs Drive Up To 10 LS-TTL Loads Significant Power Reduction

More information

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs

More information

PRECISION VOLTAGE REGULATORS

PRECISION VOLTAGE REGULATORS PRECISION LTAGE REGULATORS 150-mA Load Current Without External Power Transistor Adjustable Current-Limiting Capability Input Voltages up to 40 V Output Adjustable From 2 V to 37 V Direct Replacement for

More information

description/ordering information

description/ordering information Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers, or Drive Up To 15 LSTTL Loads True Outputs Low Power Consumption, 80-µA Max I CC

More information

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS The RM4136 and RV4136 are obsolete and are no longer supplied. Continuous Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption

More information

description/ordering information

description/ordering information SLLS094C SEPTEMBER 1983 REVISED MAY 2004 Meet or Exceed the Requirements of ANSI TIA/ EIA-232-E and ITU Recommendation V.28 Current-Limited Output: 10 ma Typical Power-Off Output Impedance: 300 Ω Minimum

More information

CD54/74AC257, CD54/74ACT257, CD74ACT258

CD54/74AC257, CD54/74ACT257, CD74ACT258 CD54/74AC257, CD54/74ACT257, CD74ACT258 Data sheet acquired from Harris Semiconductor SCHS248A August 1998 - Revised May 2000 Quad 2-Input Multiplexer with Three-State Outputs Features AC257, ACT257.............

More information

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22 FEATURES SN74LV373AT OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCES630B JULY 2005 REVISED AUGUST 2005 Inputs Are TTL-Voltage Compatible I off Supports Partial-Power-Down Mode 4.5-V to 5.5-V V

More information

description/ordering information

description/ordering information 3-Terminal Regulators Output Current Up To 100 ma No External Components Required Internal Thermal-Overload Protection Internal Short-Circuit Current Limiting Direct Replacement for Industry-Standard MC79L00

More information

description/ordering information

description/ordering information The LP239 is obsolete and is no longer supplied. Wide Supply-Voltage Range...3 V to 30 V Ultralow Power Supply Current Drain...60 µa Typ Low Input Biasing Current...3 na Low Input Offset Current... ±0.5

More information

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture Optimizes PCB Layout Distributed

More information

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE www.ti.com SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE SGLS370 AUGUST 2006 FEATURES Supports 5-V Operation Controlled Baseline Inputs Accept Voltages to 5.5 V One Assembly Max t pd of 3.6 ns at 3.3

More information

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION The A733M is obsolete and no longer supplied. 200-MHz Bandwidth 250-kΩ Input Resistance SLFS027B NOVEMBER 1970 REVISED MAY 2004 Selectable Nominal Amplification of 10, 100, or 400 No Frequency Compensation

More information

CD54HC280, CD74HC280, CD54HCT280, CD74HCT280

CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 Data sheet acquired from Harris Semiconductor SCHS175D November 1997 - Revised October 2003 Features CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker

More information

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04 1 SN74LVC1G04 www.ti.com SCES214Z APRIL 1999 REVISED NOVEMBER 2012 SINGLE INVERTER GATE Check for Samples: SN74LVC1G04 1FEATURES 2 Available in the Texas Instruments NanoFree I off Supports Live Insertion,

More information

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050 CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050 Data sheet acquired from Harris Semiconductor SCHS205I February 1998 - Revised February 2005 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

More information

3.3 V ECL 1:2 Fanout Buffer

3.3 V ECL 1:2 Fanout Buffer 1 1FEATURES 1:2 ECL Fanout Buffer DESCRIPTION Operating Range The SN65LVEL11 is a fully differential 1:2 ECL fanout PECL V buffer. The device includes circuitry to maintain a CC = 3.0 V to 3.8 V With known

More information

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR SN74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER SCDS017M MAY 1995 REVISED JANUARY 2004 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels D, DB, DBQ, OR PW PACKAGE (TOP VIEW) RGY

More information

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on FEATURES SN74CBT3305C DUAL FET BUS SWITCH 5-V BUS SWITCH WITH 2-V UNDERSHOOT PROTECTION D, DGK, OR PW PACKAGE (TOP VIEW) SCDS125B SEPTEMBER 2003 REVISED AUGUST 2005 Undershoot Protection for OFF Isolation

More information

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139 Data sheet acquired from Harris Semiconductor SCHS148D September 1997 - Revised October 2003 CD54HC139, CD74HC139, CD54HCT139, CD74HCT139 High-Speed CMOS Logic Dual 2- to 4-Line Decoder/Demultiplexer [

More information

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE FEATURES DESCRIPTION/ORDERING INFORMATION SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE SCES450D DECEMBER 2003 REVISED SEPTEMBER 2006 Controlled Baseline I off Supports Partial-Power-Down Mode One Assembly/Test

More information

CD54HC194, CD74HC194, CD74HCT194

CD54HC194, CD74HC194, CD74HCT194 Data sheet acquired from Harris Semiconductor SCHS164G September 1997 - Revised May 2006 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features Description

More information

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR SN74CBT3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER TTL-Compatible Input Levels D, DB, DBQ, OR PW PACKAGE (TOP VIEW) SCDS018O MAY 1995 REVISED JANUARY 2004 RGY PACKAGE (TOP VIEW) 1OE S1 1B4 1B3 1B2 1B1

More information

16-Bit Registers CY74FCT16374T CY74FCT162374T. Features. Functional Description

16-Bit Registers CY74FCT16374T CY74FCT162374T. Features. Functional Description 1CY74FCT162374T SCCS055C - August 1994 - Revised September 2001 Data sheet acquired from Cypress Semiconductor Corporation. Data sheet modified to remove devices not offered. CY74FCT16374T CY74FCT162374T

More information

description/ordering information

description/ordering information 2-V to 6-V V CC Operation Inputs Accept Voltages to 6 V Max t pd of 9 ns at 5 V SN54AC86... J OR W PACKAGE SN74AC86... D, DB, N, NS, OR PW PACKAGE (TOP VIEW) 1A 1B 1Y 2A 2B 2Y GND 1 2 3 4 5 6 7 14 13 12

More information

description/ordering information

description/ordering information Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 16 ns ±4-mA Output Drive at 5 V Low Input Current of 1 µa Max Encode

More information

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR ALS174 and AS174 Contain Six Flip-Flops With Single-Rail Outputs ALS175 and AS175B Contain Four Flip-Flops With Double-Rail Outputs Buffered Clock and Direct-Clear Inputs SN54ALS174, SN54ALS175, SN54AS174,

More information