Real-time Concurrent Collection on Stock Multiprocessors

Size: px
Start display at page:

Download "Real-time Concurrent Collection on Stock Multiprocessors"

Transcription

1 RETROSPECTIVE: Real-time Concurrent Collection on Stock Multiprocessors Andrew W. Appel Princeton University 1. INTRODUCTION In 1987, Kai Li of Princeton University was working with John Ellis of Digital Equipment Corp. s Systems Research Center on concurrent garbage-collection for DEC s experimental shared-memory multiprocessor, the Firefly; their idea was to use virtual-memory page-faults in some way to do the synchronization with no overhead in the common case. At the same time, I was working on a similar problem: trying to adapt Baker s 1978 incremental copying garbage-collection algorithm [3] to use virtual-memory page faults. Obvious ideas such as write-protecting the from-space didn t seem to work well. By the summer, we had joined forces and we had also hit upon the trick: read-protecting the to-space. By the end of the summer the concurrent collector was implemented on the Firefly and measured. We believe this was the first truly concurrent (not just incremental) collector on a shared-memory multiprocessor. Surely, we thought, this is how to do garbage collection. The garbage collection literature is remarkable in computer science: McCarthy s mark-sweep algorithm for LISP [10] was published in 1960, showing that garbage collection is basically just a graph traversal depth-first or breadth-first search. But Cohen s 1981 survey paper [4] cites 111 articles, the excellent and comprehensive 1996 book by Jones and Lins [8] cites almost 500 articles, and the conferences and workshops on memory management are still going strong. Anyone at any time in the past 40 years who has thought, this is how to do garbage collection has probably missed something. John DeTreville at DEC SRC implemented and compared several concurrent collectors (including our algorithm) and described the results in 1990 [5]. He found that our algorithm didn t perform particularly well, and he suggested that for it to achieve good performance one should really implement a generational version. Our algorithm like Baker s earlier one is easily compatible with generations, and DeTreville was probably right in is recommendation. VM-based algorithms (such as ours) depend on efficient fault handling, usually by a user-mode process; the operating system must handle the fault and then forward it back to the user-mode collector. Kai Li and I were disappointed by the performance of our algorithm, and in 1991 we published measurements [1] of our VM-PUP (Virtual Memory Primitives for User Programs) benchmarks [2] on several operating systems. They ranged from slow to very slow; clearly, most operating systems designers did not have user-mode VM-based garbage collection algorithms in mind. Of course, if we had paid proper attention to John Ousterhout in Years of the ACM/SIGPLAN Conference on Programming Language Design and Implementation ( ): A Selection, Copyright 2003 ACM $5.00. [11] we could have predicted such problems. Part of the impact of our 1988 paper is that it helped to stimulate a lot of good research in the 1990 s on how to implement read barriers and write barriers. In previous decade, Dijkstra et al. [6], Baker [3], Ungar [12], and Lieberman and Hewitt [9] had described different ad-hoc garbage-collection tricks, but by the 1990 s the community had a common framework and terminology. Concurrent and generational collector design could be decomposed into two separate subproblems: (1) design an algorithm that uses read barriers and write barriers, (2) devise tricks for implementing the barriers. We cannot claim credit for this decomposition, but perhaps we made an incremental contribution. Partly because the Moore s Law increase in instruction execution speeds has outpaced the speedup of trap-handling and system calls, I believe VM-based read and write barriers are not widely used today; many research papers in the 1990s describe clever use of ordinary machine instructions to do the job. Also because of processors are so much faster these days, one can executing a lot more instructions than in 1987 in the 0.1 seconds that is the typical desired latency for human interaction. We carefully engineered our algorithm to collect only a page at a time to get this latency; but now one can collect many pages in a tenth of a second. Therefore, algorithms such as Hudson s Train algorithm [7], which are incremental at a coarser grain (collecting an entire batch of pages at a time), have become attractive. REFERENCES [1] Andrew W. Appel and Kai Li. Virtual memory primitives for user programs. In Fourth Int l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV), volume 26, pages ACM Press, April [2] Andrew W. Appel and Kai Li. VM-PUP benchmark program. appel/papers/vmpup.c, [3] H. G. Baker. List processing in real time on a serial computer. Communications of the ACM, 21(4): , [4] Jacques Cohen. Garbage collection of linked data structures. Computing Surveys, 13(3): , [5] John DeTreville. Experience with concurrent garbage collectors for Modula-2+. Technical Report 64, Systems Research Center, Digital Equipment Corp., August [6] Edsger W. Dijkstra, Leslie Lamport, A. J. Martin, C. S. Scholten, and E. F. M. Steffens. On-the-fly garbage collection: An exercise in cooperation. Communications of the ACM, 21(11): , [7] Richard L. Hudson and J. Eliot B. Moss. Incremental ACM SIGPLAN 205 Best of PLDI

2 collection of mature objects. In Proceedings of the International Workshop on Memory Management, pages , September [8] Richard Jones and Rafael Lins. Garbage Collection: Algorithms for Automatic Dynamic Memory Management. John Wiley & Sons, Chichester, England, [9] Henry Lieberman and Carl Hewitt. A real-time garbage collector based on the lifetimes of objects. Communications of the ACM, 26(6): , [10] John McCarthy. Recursive functions of symbolic expressions and their computation by machine I. Communications of the ACM, 3(1): , [11] John Ousterhout. Why aren t operating systems getting faster as fast as hardware? In Proc. Summer 1990 USENIX Conf., pages , [12] David Ungar. Generation scavenging: a non-disruptive high performance storage reclamation algorithm. SIGPLAN Notices (Proc. ACM SIGSOFT/SIGPLAN Software Eng. Symp. on Practical Software Development Environments), 19(5):157 67, ACM SIGPLAN 206 Best of PLDI

3 ACM SIGPLAN 207 Best of PLDI

4 ACM SIGPLAN 208 Best of PLDI

5 ACM SIGPLAN 209 Best of PLDI

6 ACM SIGPLAN 210 Best of PLDI

7 ACM SIGPLAN 211 Best of PLDI

8 ACM SIGPLAN 212 Best of PLDI

9 ACM SIGPLAN 213 Best of PLDI

10 ACM SIGPLAN 214 Best of PLDI

11 ACM SIGPLAN 215 Best of PLDI

12 ACM SIGPLAN 216 Best of PLDI

GC for interactive and real-time systems

GC for interactive and real-time systems GC for interactive and real-time systems Interactive or real-time app concerns Reducing length of garbage collection pause Demands guarantees for worst case performance Generational GC works if: Young

More information

Early Adopter : Multiprocessor Programming in the Undergraduate Program. NSF/TCPP Curriculum: Early Adoption at the University of Central Florida

Early Adopter : Multiprocessor Programming in the Undergraduate Program. NSF/TCPP Curriculum: Early Adoption at the University of Central Florida Early Adopter : Multiprocessor Programming in the Undergraduate Program NSF/TCPP Curriculum: Early Adoption at the University of Central Florida Narsingh Deo Damian Dechev Mahadevan Vasudevan Department

More information

University of Huddersfield Repository

University of Huddersfield Repository University of Huddersfield Repository Gibson, Ian and England, Richard Fragmentary Collaboration in a Virtual World: The Educational Possibilities of Multi-user, Three- Dimensional Worlds Original Citation

More information

Evaluating Software Products Dr. Rami Bahsoon School of Computer Science The University Of Birmingham

Evaluating Software Products Dr. Rami Bahsoon School of Computer Science The University Of Birmingham Evaluating Software Products Dr. Rami Bahsoon School of Computer Science The University Of Birmingham r.bahsoon@cs.bham.ac.uk www.cs.bham.ac.uk/~rzb Office 112 Computer Science MSc Project Orientation

More information

Area Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique

Area Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique Area Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique G. Sai Krishna Master of Technology VLSI Design, Abstract: In electronics, an adder or summer is digital circuits that

More information

An Integrated Framework for Assembly-Oriented Product Design and Optimization

An Integrated Framework for Assembly-Oriented Product Design and Optimization Volume 19, Number 2 - February 2003 to April 2003 An Integrated Framework for Assembly-Oriented Product Design and Optimization By Dr. Qiang Su and Dr. Shana Shiang-Fong Smith KEYWORD SEARCH CAD CIM Design

More information

A Modern Real-Time Software Design Tool:

A Modern Real-Time Software Design Tool: From the IEE Computing and Control Engineering journal, February,2003. A Modern Real-Time Software Design Tool: Applying Lessons from Leo By Ferdinand Wagner & Peter Wolstenholme Summary: The special CCEJ

More information

What is a Simulation? Simulation & Modeling. Why Do Simulations? Emulators versus Simulators. Why Do Simulations? Why Do Simulations?

What is a Simulation? Simulation & Modeling. Why Do Simulations? Emulators versus Simulators. Why Do Simulations? Why Do Simulations? What is a Simulation? Simulation & Modeling Introduction and Motivation A system that represents or emulates the behavior of another system over time; a computer simulation is one where the system doing

More information

EE 382C EMBEDDED SOFTWARE SYSTEMS. Literature Survey Report. Characterization of Embedded Workloads. Ajay Joshi. March 30, 2004

EE 382C EMBEDDED SOFTWARE SYSTEMS. Literature Survey Report. Characterization of Embedded Workloads. Ajay Joshi. March 30, 2004 EE 382C EMBEDDED SOFTWARE SYSTEMS Literature Survey Report Characterization of Embedded Workloads Ajay Joshi March 30, 2004 ABSTRACT Security applications are a class of emerging workloads that will play

More information

CS586: Distributed Computing Tutorial 1

CS586: Distributed Computing Tutorial 1 CS586: Distributed Computing Tutorial 1 Professor: Panagiota Fatourou TA: Eleftherios Kosmas CSD - October 2011 Amdahl's Law It is used to predict the theoretical maximum speedup of a sequential program,

More information

Power-conscious High Level Synthesis Using Loop Folding

Power-conscious High Level Synthesis Using Loop Folding Power-conscious High Level Synthesis Using Loop Folding Daehong Kim Kiyoung Choi School of Electrical Engineering Seoul National University, Seoul, Korea, 151-742 E-mail: daehong@poppy.snu.ac.kr Abstract

More information

UNIT-III LIFE-CYCLE PHASES

UNIT-III LIFE-CYCLE PHASES INTRODUCTION: UNIT-III LIFE-CYCLE PHASES - If there is a well defined separation between research and development activities and production activities then the software is said to be in successful development

More information

cfireworks: a Tool for Measuring the Communication Costs in Collective I/O

cfireworks: a Tool for Measuring the Communication Costs in Collective I/O Vol., No. 8, cfireworks: a Tool for Measuring the Communication Costs in Collective I/O Kwangho Cha National Institute of Supercomputing and Networking, Korea Institute of Science and Technology Information,

More information

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for - Proceedings of the 1989 International Conference on Systolic Arrays, Killarney, Ireland EXPLOITING THE INHERENT FAULT ARRAYS. TOLERANCE OF ASYNCHRONOUS Rodney Me GoodmAn Anthony McAuley Kathleen Kramer

More information

Distributed Vision System: A Perceptual Information Infrastructure for Robot Navigation

Distributed Vision System: A Perceptual Information Infrastructure for Robot Navigation Distributed Vision System: A Perceptual Information Infrastructure for Robot Navigation Hiroshi Ishiguro Department of Information Science, Kyoto University Sakyo-ku, Kyoto 606-01, Japan E-mail: ishiguro@kuis.kyoto-u.ac.jp

More information

Author: Yih-Yih Lin. Correspondence: Yih-Yih Lin Hewlett-Packard Company MR Forest Street Marlboro, MA USA

Author: Yih-Yih Lin. Correspondence: Yih-Yih Lin Hewlett-Packard Company MR Forest Street Marlboro, MA USA 4 th European LS-DYNA Users Conference MPP / Linux Cluster / Hardware I A Correlation Study between MPP LS-DYNA Performance and Various Interconnection Networks a Quantitative Approach for Determining

More information

Topic 1: Introduction

Topic 1: Introduction Topic 1: Introduction What is a Computer? What is Computer Science? How do we Solve Problems with a Computer? 1 Textbook Recommended Exercises Starting Out with Python (2 nd or 3 rd Edition) Short Answer:

More information

Topic 1: Introduction. What is a Computer? What is Computer Science? How do we Solve Problems with a Computer?

Topic 1: Introduction. What is a Computer? What is Computer Science? How do we Solve Problems with a Computer? Topic 1: Introduction What is a Computer? What is Computer Science? How do we Solve Problems with a Computer? 1 Textbook Recommended Exercises Starting Out with Python (2 nd, 3 rd, or 4 th Edition) Short

More information

Index Terms. Adaptive filters, Reconfigurable filter, circuit optimization, fixed-point arithmetic, least mean square (LMS) algorithms. 1.

Index Terms. Adaptive filters, Reconfigurable filter, circuit optimization, fixed-point arithmetic, least mean square (LMS) algorithms. 1. DESIGN AND IMPLEMENTATION OF HIGH PERFORMANCE ADAPTIVE FILTER USING LMS ALGORITHM P. ANJALI (1), Mrs. G. ANNAPURNA (2) M.TECH, VLSI SYSTEM DESIGN, VIDYA JYOTHI INSTITUTE OF TECHNOLOGY (1) M.TECH, ASSISTANT

More information

A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver

A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver Kavya J Mohan 1, Riboy Cheriyan 2 M Tech Scholar, Dept. of Electronics and Communication, SAINTGITS College of Engineering, Kottayam,

More information

SSD Firmware Implementation Project Lab. #1

SSD Firmware Implementation Project Lab. #1 SSD Firmware Implementation Project Lab. #1 Sang Phil Lim (lsfeel0204@gmail.com) SKKU VLDB Lab. 2011 03 24 Contents Project Overview Lab. Time Schedule Project #1 Guide FTL Simulator Development Project

More information

Parallel Randomized Best-First Search

Parallel Randomized Best-First Search Parallel Randomized Best-First Search Yaron Shoham and Sivan Toledo School of Computer Science, Tel-Aviv Univsity http://www.tau.ac.il/ stoledo, http://www.tau.ac.il/ ysh Abstract. We describe a novel

More information

Optimisation and Operations Research

Optimisation and Operations Research Optimisation and Operations Research Lecture : Graph Problems and Dijkstra s algorithm Matthew Roughan http://www.maths.adelaide.edu.au/matthew.roughan/ Lecture_notes/OORII/

More information

Programming Methodology

Programming Methodology Texts and Monographs in Computer Science Editor David Gries Advisory Board F. L. Bauer K. S. Fu J. J. Horning R. Reddy D. C. Tsichritzis W. M. Waite Programming Methodology A Collection of Articles by

More information

COTSon: Infrastructure for system-level simulation

COTSon: Infrastructure for system-level simulation COTSon: Infrastructure for system-level simulation Ayose Falcón, Paolo Faraboschi, Daniel Ortega HP Labs Exascale Computing Lab http://sites.google.com/site/hplabscotson MICRO-41 tutorial November 9, 28

More information

MECHANICAL DESIGN LEARNING ENVIRONMENTS BASED ON VIRTUAL REALITY TECHNOLOGIES

MECHANICAL DESIGN LEARNING ENVIRONMENTS BASED ON VIRTUAL REALITY TECHNOLOGIES INTERNATIONAL CONFERENCE ON ENGINEERING AND PRODUCT DESIGN EDUCATION 4 & 5 SEPTEMBER 2008, UNIVERSITAT POLITECNICA DE CATALUNYA, BARCELONA, SPAIN MECHANICAL DESIGN LEARNING ENVIRONMENTS BASED ON VIRTUAL

More information

METHODS FOR ENERGY CONSUMPTION MANAGEMENT IN WIRELESS SENSOR NETWORKS

METHODS FOR ENERGY CONSUMPTION MANAGEMENT IN WIRELESS SENSOR NETWORKS 10 th International Scientific Conference on Production Engineering DEVELOPMENT AND MODERNIZATION OF PRODUCTION METHODS FOR ENERGY CONSUMPTION MANAGEMENT IN WIRELESS SENSOR NETWORKS Dražen Pašalić 1, Zlatko

More information

Architecture ISCA 16 Luis Ceze, Tom Wenisch

Architecture ISCA 16 Luis Ceze, Tom Wenisch Architecture 2030 @ ISCA 16 Luis Ceze, Tom Wenisch Mark Hill (CCC liaison, mentor) LIVE! Neha Agarwal, Amrita Mazumdar, Aasheesh Kolli (Student volunteers) Context Many fantastic community formation/visioning

More information

Introduction to Computer Science

Introduction to Computer Science Introduction to CS, 2003 p.1 Introduction to Computer Science Ian Leslie with thanks to Robin Milner, Andrew Pitts and others... Computer Laboratory In the beginning... Introduction to CS, 2003 p.2 Introduction

More information

Performance Enhancement of the RSA Algorithm by Optimize Partial Product of Booth Multiplier

Performance Enhancement of the RSA Algorithm by Optimize Partial Product of Booth Multiplier International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 8 (2017) pp. 1329-1338 Research India Publications http://www.ripublication.com Performance Enhancement of the

More information

An Energy Conservation DVFS Algorithm for the Android Operating System

An Energy Conservation DVFS Algorithm for the Android Operating System Volume 1, Number 1, December 2010 Journal of Convergence An Energy Conservation DVFS Algorithm for the Android Operating System Wen-Yew Liang* and Po-Ting Lai Department of Computer Science and Information

More information

A Divide-and-Conquer Approach to Evolvable Hardware

A Divide-and-Conquer Approach to Evolvable Hardware A Divide-and-Conquer Approach to Evolvable Hardware Jim Torresen Department of Informatics, University of Oslo, PO Box 1080 Blindern N-0316 Oslo, Norway E-mail: jimtoer@idi.ntnu.no Abstract. Evolvable

More information

DIAGNOSING THE FAULTY MODEL OF A MOTOR BASED ON FFT ANALYZER WITH VIBRATING ANALYSIS

DIAGNOSING THE FAULTY MODEL OF A MOTOR BASED ON FFT ANALYZER WITH VIBRATING ANALYSIS International Journal of Engineering & Scientific Research Vol.5 Issue 10, October 2017, ISSN: 2347-6532 Impact Factor: 6.660 Journal Home page: http://www.ijmra.us, Email:editorijmie@gmail.com Double-Blind

More information

Notes from a seminar on "Tackling Public Sector Fraud" presented jointly by the UK NAO and H M Treasury in London, England in February 1998.

Notes from a seminar on Tackling Public Sector Fraud presented jointly by the UK NAO and H M Treasury in London, England in February 1998. Tackling Public Sector Fraud Notes from a seminar on "Tackling Public Sector Fraud" presented jointly by the UK NAO and H M Treasury in London, England in February 1998. Glenis Bevan audit Manager, Audit

More information

Support of Design Reuse by Software Product Lines: Leveraging Commonality and Managing Variability

Support of Design Reuse by Software Product Lines: Leveraging Commonality and Managing Variability PI: Dr. Ravi Shankar Dr. Support of Design Reuse by Software Product Lines: Leveraging Commonality and Managing Variability Dr. Shihong Huang Computer Science & Engineering Florida Atlantic University

More information

Complete Software Defined RFID System Using GNU Radio

Complete Software Defined RFID System Using GNU Radio Complete Defined RFID System Using GNU Radio Aurélien Briand, Bruno B. Albert, and Edmar C. Gurjão, Member, IEEE, Abstract In this paper we describe a complete Radio Frequency Identification (RFID) system,

More information

Parallel Storage and Retrieval of Pixmap Images

Parallel Storage and Retrieval of Pixmap Images Parallel Storage and Retrieval of Pixmap Images Roger D. Hersch Ecole Polytechnique Federale de Lausanne Lausanne, Switzerland Abstract Professionals in various fields such as medical imaging, biology

More information

Proposers Day Workshop

Proposers Day Workshop Proposers Day Workshop Monday, January 23, 2017 @srcjump, #JUMPpdw Cognitive Computing Vertical Research Center Mandy Pant Academic Research Director Intel Corporation Center Motivation Today s deep learning

More information

Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes

Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes Rachata Ausavarungnirun Joshua Landgraf Vance Miller Saugata Ghose Jayneel Gandhi Christopher J. Rossbach Onur

More information

Evaluation of CPU Frequency Transition Latency

Evaluation of CPU Frequency Transition Latency Noname manuscript No. (will be inserted by the editor) Evaluation of CPU Frequency Transition Latency Abdelhafid Mazouz Alexandre Laurent Benoît Pradelle William Jalby Abstract Dynamic Voltage and Frequency

More information

Lec 24: Parallel Processors. Announcements

Lec 24: Parallel Processors. Announcements Lec 24: Parallel Processors Kavita ala CS 3410, Fall 2008 Computer Science Cornell University P 3 out Hack n Seek nnouncements The goal is to have fun with it Recitations today will talk about it Pizza

More information

Strategic Considerations when Introducing Model Based Systems Engineering

Strategic Considerations when Introducing Model Based Systems Engineering Copyright 2015 by Christoph Bräuchle, Manfred Broy, Dominik Rüchardt. Permission granted to INCOSE to publish and use Strategic Considerations when Introducing Model Based Systems Engineering Christoph

More information

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,

More information

Selected Distributed Computing Literature

Selected Distributed Computing Literature Selected Distributed Computing Literature November 18, 2014 Here are some of the key books and papers about distributed computing that are related to the formal approach of the PRL group. Several of the

More information

My Writings. Leslie Lamport. 18 July 2017

My Writings. Leslie Lamport. 18 July 2017 My Writings Leslie Lamport 18 July 2017 This document contains descriptions of almost all my technical papers. Omitted are papers for which I no longer have copies and papers that are incomplete. I have

More information

Transactions Briefs. Sorter Based Permutation Units for Media-Enhanced Microprocessors

Transactions Briefs. Sorter Based Permutation Units for Media-Enhanced Microprocessors IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 6, JUNE 2007 711 Transactions Briefs Sorter Based Permutation Units for Media-Enhanced Microprocessors Giorgos Dimitrakopoulos,

More information

Reflector A Dynamic Manifestation of Turing Machines with Time and Space Complexity Analysis

Reflector A Dynamic Manifestation of Turing Machines with Time and Space Complexity Analysis Reflector A Dynamic Manifestation of Turing Machines with Time and Space Complexity Analysis Behroz Mirza MS Computing, Shaheed Zulfikar Ali Bhutto Institute of Science and Technology 90 and 100 Clifton

More information

The Three Laws of Artificial Intelligence

The Three Laws of Artificial Intelligence The Three Laws of Artificial Intelligence Dispelling Common Myths of AI We ve all heard about it and watched the scary movies. An artificial intelligence somehow develops spontaneously and ferociously

More information

Architecting Systems of the Future, page 1

Architecting Systems of the Future, page 1 Architecting Systems of the Future featuring Eric Werner interviewed by Suzanne Miller ---------------------------------------------------------------------------------------------Suzanne Miller: Welcome

More information

VLSI Timing Simulation with Selective Dynamic Regionization

VLSI Timing Simulation with Selective Dynamic Regionization VLSI Timing Simulation with Selective Dynamic ization Meng-Lin Yu Bryan D. Ackland AT&T Bell Laboratories Holmdel, NJ 07733 Abstract Accurate timing simulations are crucial to the design of MOS VLSI circuits,

More information

Challenges of in-circuit functional timing testing of System-on-a-Chip

Challenges of in-circuit functional timing testing of System-on-a-Chip Challenges of in-circuit functional timing testing of System-on-a-Chip David and Gregory Chudnovsky Institute for Mathematics and Advanced Supercomputing Polytechnic Institute of NYU Deep sub-micron devices

More information

Initial Vectors (random) Filter (Fault-simulation Based Compaction) Yes. done? predict/construct future vectors; append to test set.

Initial Vectors (random) Filter (Fault-simulation Based Compaction) Yes. done? predict/construct future vectors; append to test set. Ecient Spectral Techniques for Sequential ATPG Ashish Giani y, Shuo Sheng y, Michael S. Hsiao y, and Vishwani D. Agrawal z y Department of Electrical and Computer Engineering, Rutgers University, Piscataway,

More information

DOWNLOAD OR READ : THE BELLMAN PDF EBOOK EPUB MOBI

DOWNLOAD OR READ : THE BELLMAN PDF EBOOK EPUB MOBI DOWNLOAD OR READ : THE BELLMAN PDF EBOOK EPUB MOBI Page 1 Page 2 the bellman the bellman pdf the bellman Econ210,Fall2013 PabloKurlat then(s;ë ) wouldnotbeacompletemetricspace. (SLPexercise3.6.a.,duethisweek).

More information

Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control

Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control Guangyi Cao and Arun Ravindran Department of Electrical and Computer Engineering University of North Carolina at Charlotte

More information

From the New York Times Introduction to Concurrency

From the New York Times Introduction to Concurrency From the New York Times Introduction to Concurrency dapted by CP from lectures by Maurice Herlihy at rown SN FRNCISCO, May 7. 2004 - Intel said on Friday that it was scrapping its development of two microprocessors,

More information

A Grid-Based Game Tree Evaluation System

A Grid-Based Game Tree Evaluation System A Grid-Based Game Tree Evaluation System Pangfeng Liu Shang-Kian Wang Jan-Jan Wu Yi-Min Zhung October 15, 200 Abstract Game tree search remains an interesting subject in artificial intelligence, and has

More information

NOTES ON THE ROLE OF THE INCREMENTALITY IN SOFTWARE ENGINEERING

NOTES ON THE ROLE OF THE INCREMENTALITY IN SOFTWARE ENGINEERING STUDIA UNIV. BABEŞ BOLYAI, INFORMATICA, Volume LI, Number 2, 2006 NOTES ON THE ROLE OF THE INCREMENTALITY IN SOFTWARE ENGINEERING LADISLAV SAMUELIS AND CSABA SZABÓ Abstract. The incrementality principle

More information

Centralized Server Architecture

Centralized Server Architecture Centralized Server Architecture Synchronization Protocols Permissible Client/ Server Architecture Client sends command to the server. Server computes new states and updates clients with new states. Player

More information

Findings of the Artist2 Workshop Beyond Autosar

Findings of the Artist2 Workshop Beyond Autosar Findings of the Artist2 Workshop Beyond Autosar Werner Damm OFFIS Acknowledgements This presentation reports on Results of the NoE Artist2, Workshop Beyond Autosar (co-organized with Albert Benveniste,

More information

Vocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA

Vocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA Vocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA ECE-492/3 Senior Design Project Spring 2015 Electrical and Computer Engineering Department Volgenau

More information

Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters

Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters Proceedings of the th WSEAS International Conference on CIRCUITS, Vouliagmeni, Athens, Greece, July -, (pp3-39) Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters KENNY JOHANSSON,

More information

Cognitive Radio Technology using Multi Armed Bandit Access Scheme in WSN

Cognitive Radio Technology using Multi Armed Bandit Access Scheme in WSN IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p-ISSN: 2278-8735 PP 41-46 www.iosrjournals.org Cognitive Radio Technology using Multi Armed Bandit Access Scheme

More information

On the Energy Consumption of Design Patterns

On the Energy Consumption of Design Patterns On the Energy Consumption of Design Patterns Christian Bunse Fachhochschule Stralsund Sebastian Stiemer Fachhochschule Stralsund EASED@BUIS 2013 Oldenburg, April 2013 Motivation Standard personal computer

More information

SUBOPTIMAL MULTICHANNEL ADAPTIVE ANC SYSTEM. Krzysztof Czyż, Jarosław Figwer

SUBOPTIMAL MULTICHANNEL ADAPTIVE ANC SYSTEM. Krzysztof Czyż, Jarosław Figwer ICSV14 Cairns Australia 9-12 July, 27 SUBOPTIMAL MULTICHANNEL ADAPTIVE ANC SYSTEM Abstract Krzysztof Czyż, Jarosław Figwer Institute Automatic Control, Silesian University of Technology Aademica 16, 44-

More information

Publishing Your Research. Margaret Martonosi, Princeton Lydia Tapia, University of New Mexico

Publishing Your Research. Margaret Martonosi, Princeton Lydia Tapia, University of New Mexico Publishing Your Research Margaret Martonosi, Princeton Lydia Tapia, University of New Mexico Margaret Martonosi Intro #1: The Technical Me Cornell BS EE 86 -> Stanford PhD, 1994 Princeton 1994-now: Assist.,

More information

Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay

Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay D.Durgaprasad Department of ECE, Swarnandhra College of Engineering & Technology,

More information

Iterative Widening. Tristan Cazenave 1

Iterative Widening. Tristan Cazenave 1 Iterative Widening Tristan Cazenave 1 Abstract. We propose a method to gradually expand the moves to consider at the nodes of game search trees. The algorithm begins with an iterative deepening search

More information

An Efficient Design of Parallel Pipelined FFT Architecture

An Efficient Design of Parallel Pipelined FFT Architecture www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 3, Issue 10 October, 2014 Page No. 8926-8931 An Efficient Design of Parallel Pipelined FFT Architecture Serin

More information

Statement of Research Weiwei Chen

Statement of Research Weiwei Chen Statement of Research Weiwei Chen Embedded computer systems are ubiquitous and pervasive in our modern society with a wide application domain, such as automotive and avionic systems, electronic medical

More information

THE ROLE OF THE BEHAVIOURAL SCIENCES IN PROGRAMMING

THE ROLE OF THE BEHAVIOURAL SCIENCES IN PROGRAMMING THE ROLE OF THE BEHAVIOURAL SCIENCES IN PROGRAMMING B R Gaines Monotype Holdings Ltd Redhill Surrey UK B R Gaines 1979 57 B R GAINES is Technical Director of Monotype and Chairman of the Department of

More information

A Faster Carry save Adder in Radix-8 Booth Encoded Multiplier

A Faster Carry save Adder in Radix-8 Booth Encoded Multiplier A Faster Carry save Adder in Radix-8 Booth Encoded Multiplier 1 K.Chandana Reddy, 2 P.Benister Joseph Pravin 1 M.Tech-VLSI Design, Department of ECE, Sathyabama University, Chennai-119, India. 2 Assistant

More information

Performance study of node placement in sensor networks

Performance study of node placement in sensor networks Performance study of node placement in sensor networks Mika ISHIZUKA and Masaki AIDA NTT Information Sharing Platform Labs, NTT Corporation 3-9-, Midori-Cho Musashino-Shi Tokyo 8-8585 Japan {ishizuka.mika,

More information

CS4961 Parallel Programming. Lecture 1: Introduction 08/24/2010. Course Details Time and Location: TuTh, 9:10-10:30 AM, WEB L112 Course Website

CS4961 Parallel Programming. Lecture 1: Introduction 08/24/2010. Course Details Time and Location: TuTh, 9:10-10:30 AM, WEB L112 Course Website Parallel Programming Lecture 1: Introduction Mary Hall August 24, 2010 1 Course Details Time and Location: TuTh, 9:10-10:30 AM, WEB L112 Course Website - http://www.eng.utah.edu/~cs4961/ Instructor: Mary

More information

RFIA: A Novel RF-band Interference Attenuation Method in Passive Radar

RFIA: A Novel RF-band Interference Attenuation Method in Passive Radar Journal of Electrical and Electronic Engineering 2016; 4(3): 57-62 http://www.sciencepublishinggroup.com/j/jeee doi: 10.11648/j.jeee.20160403.13 ISSN: 2329-1613 (Print); ISSN: 2329-1605 (Online) RFIA:

More information

Distributed Virtual Environments!

Distributed Virtual Environments! Distributed Virtual Environments! Introduction! Richard M. Fujimoto! Professor!! Computational Science and Engineering Division! College of Computing! Georgia Institute of Technology! Atlanta, GA 30332-0765,

More information

A Survey on Smart City using IoT (Internet of Things)

A Survey on Smart City using IoT (Internet of Things) A Survey on Smart City using IoT (Internet of Things) Akshay Kadam 1, Vineet Ovhal 2, Anita Paradhi 3, Kunal Dhage 4 U.G. Student, Department of Computer Engineering, SKNCOE, Pune, Maharashtra, India 1234

More information

Embedded based Automation System for Industrial Process Parameters

Embedded based Automation System for Industrial Process Parameters Embedded based Automation System for Industrial Process Parameters Godhini Prathyusha 1 Lecturer, Department of Physics (P.G), Govt.Degree College, Anantapur, Andhra Pradesh, India 1 ABSTRACT: Automation

More information

Microarchitectural Attacks and Defenses in JavaScript

Microarchitectural Attacks and Defenses in JavaScript Microarchitectural Attacks and Defenses in JavaScript Michael Schwarz, Daniel Gruss, Moritz Lipp 25.01.2018 www.iaik.tugraz.at 1 Michael Schwarz, Daniel Gruss, Moritz Lipp www.iaik.tugraz.at Microarchitecture

More information

The Looming Software Crisis due to the Multicore Menace

The Looming Software Crisis due to the Multicore Menace The Looming Software Crisis due to the Multicore Menace Saman Amarasinghe Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology 2 Today: The Happily Oblivious Average

More information

ICS312 Machine-level and Systems Programming

ICS312 Machine-level and Systems Programming Computer Architecture and Programming: Examples and Sample Problems ICS312 Machine-level and Systems Programming Henri Casanova (henric@hawaii.edu) 0000 1100 Somehow, the is initialized to some content,

More information

NRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology

NRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology NRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology Bronson Messer Director of Science National Center for Computational Sciences & Senior R&D Staff Oak Ridge

More information

A Study on Energy Harvesting from Sub Transmission System to Power Wireless Sensor Nodes

A Study on Energy Harvesting from Sub Transmission System to Power Wireless Sensor Nodes Proc. of Int. Conf. on Current Trends in Eng., Science and Technology, ICCTEST A Study on Energy Harvesting from Sub Transmission System to Power Wireless Sensor Nodes Rashmi S 1 and Dr.Shankaraiah 2 1

More information

Inter-Association Task Force

Inter-Association Task Force Inter-Association Task Force Presentation to EMA Workshop Prevention of Drug Shortages Based on Quality and Manufacturing Issues 9 th October 2015 1 Topics for Today Background and history of task force

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1Motivation The past five decades have seen surprising progress in computing and communication technologies that were stimulated by the presence of cheaper, faster, more reliable

More information

Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA

Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA Milene Barbosa Carvalho 1, Alexandre Marques Amaral 1, Luiz Eduardo da Silva Ramos 1,2, Carlos Augusto Paiva

More information

AREA AND DELAY EFFICIENT DESIGN FOR PARALLEL PREFIX FINITE FIELD MULTIPLIER

AREA AND DELAY EFFICIENT DESIGN FOR PARALLEL PREFIX FINITE FIELD MULTIPLIER AREA AND DELAY EFFICIENT DESIGN FOR PARALLEL PREFIX FINITE FIELD MULTIPLIER 1 CH.JAYA PRAKASH, 2 P.HAREESH, 3 SK. FARISHMA 1&2 Assistant Professor, Dept. of ECE, 3 M.Tech-Student, Sir CR Reddy College

More information

A Level Computer Science H446/02 Algorithms and programming. Practice paper - Set 1. Time allowed: 2 hours 30 minutes

A Level Computer Science H446/02 Algorithms and programming. Practice paper - Set 1. Time allowed: 2 hours 30 minutes A Level Computer Science H446/02 Algorithms and programming Practice paper - Set 1 Time allowed: 2 hours 30 minutes Do not use: a calculator First name Last name Centre number Candidate number INSTRUCTIONS

More information

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir Parallel Computing 2020: Preparing for the Post-Moore Era Marc Snir THE (CMOS) WORLD IS ENDING NEXT DECADE So says the International Technology Roadmap for Semiconductors (ITRS) 2 End of CMOS? IN THE LONG

More information

Wi-Fi Fingerprinting through Active Learning using Smartphones

Wi-Fi Fingerprinting through Active Learning using Smartphones Wi-Fi Fingerprinting through Active Learning using Smartphones Le T. Nguyen Carnegie Mellon University Moffet Field, CA, USA le.nguyen@sv.cmu.edu Joy Zhang Carnegie Mellon University Moffet Field, CA,

More information

AC : DEVELOPING A MATLAB/SIMULINK RTWT BASED HYDRAULIC SERVO CONTROL DESIGN EXPERIMENT

AC : DEVELOPING A MATLAB/SIMULINK RTWT BASED HYDRAULIC SERVO CONTROL DESIGN EXPERIMENT AC 2007-2991: DEVELOPING A MATLAB/SIMULINK RTWT BASED HYDRAULIC SERVO CONTROL DESIGN EXPERIMENT Charles Birdsong, California Polytechnic State University Charles Birdsong has expertise in vibrations, controls,

More information

How a processor can permute n bits in O(1) cycles

How a processor can permute n bits in O(1) cycles How a processor can permute n bits in O(1) cycles Ruby Lee, Zhijie Shi, Xiao Yang Princeton Architecture Lab for Multimedia and Security (PALMS) Department of Electrical Engineering Princeton University

More information

Multiagent System for Home Automation

Multiagent System for Home Automation Multiagent System for Home Automation M. B. I. REAZ, AWSS ASSIM, F. CHOONG, M. S. HUSSAIN, F. MOHD-YASIN Faculty of Engineering Multimedia University 63100 Cyberjaya, Selangor Malaysia Abstract: - Smart-home

More information

Performance Evaluation of DV-Hop and NDV-Hop Localization Methods in Wireless Sensor Networks

Performance Evaluation of DV-Hop and NDV-Hop Localization Methods in Wireless Sensor Networks Performance Evaluation of DV-Hop and NDV-Hop Localization Methods in Wireless Sensor Networks Manijeh Keshtgary Dept. of Computer Eng. & IT ShirazUniversity of technology Shiraz,Iran, Keshtgari@sutech.ac.ir

More information

Interconnect. Physical Entities

Interconnect. Physical Entities Interconnect André DeHon Thursday, June 20, 2002 Physical Entities Idea: Computations take up space Bigger/smaller computations Size resources cost Size distance delay 1 Impact Consequence

More information

ICACON Mobile Application Offloading: An Opportunity towards Mobile Cloud Computing. A. Ellouze, M. Gagnaire. May 22, 2015

ICACON Mobile Application Offloading: An Opportunity towards Mobile Cloud Computing. A. Ellouze, M. Gagnaire. May 22, 2015 ICACON 2015 Mobile Application Offloading: An Opportunity towards Mobile Cloud Computing A. Ellouze, M. Gagnaire May 22, 2015 Outline Research Motivation Offloading decision model Decomposition of energy

More information

Instruction Scheduling for Low Power Dissipation in High Performance Microprocessors

Instruction Scheduling for Low Power Dissipation in High Performance Microprocessors Instruction Scheduling for Low Power Dissipation in High Performance Microprocessors Abstract Mark C. Toburen Thomas M. Conte Department of Electrical and Computer Engineering North Carolina State University

More information

Computer Systems Research: Past and Future

Computer Systems Research: Past and Future Computer Systems Research: Past and Future Butler Lampson People have been inventing new ideas in computer systems for nearly four decades, usually driven by Moore s law. Many of them have been spectacularly

More information

EECS 470. Lecture 9. MIPS R10000 Case Study. Fall 2018 Jon Beaumont

EECS 470. Lecture 9. MIPS R10000 Case Study. Fall 2018 Jon Beaumont MIPS R10000 Case Study Fall 2018 Jon Beaumont http://www.eecs.umich.edu/courses/eecs470 Multiprocessor SGI Origin Using MIPS R10K Many thanks to Prof. Martin and Roth of University of Pennsylvania for

More information

Enhancing System Architecture by Modelling the Flash Translation Layer

Enhancing System Architecture by Modelling the Flash Translation Layer Enhancing System Architecture by Modelling the Flash Translation Layer Robert Sykes Sr. Dir. Firmware August 2014 OCZ Storage Solutions A Toshiba Group Company Introduction This presentation will discuss

More information

Solving Problems by Searching

Solving Problems by Searching Solving Problems by Searching 1 Terminology State State Space Goal Action Cost State Change Function Problem-Solving Agent State-Space Search 2 Formal State-Space Model Problem = (S, s, A, f, g, c) S =

More information