ICS312 Machine-level and Systems Programming

Size: px
Start display at page:

Download "ICS312 Machine-level and Systems Programming"

Transcription

1 Computer Architecture and Programming: Examples and Sample Problems ICS312 Machine-level and Systems Programming Henri Casanova

2

3 Somehow, the is initialized to some content, which is an address (we ll see how that happens much later)

4 Fetch the content (instruction) at address , which is , and store it in the current instruction

5 Increment the

6 Decode instruction Say it means: Load the value at address and store it in the second

7 Send signals to all hardware components to execute the instruction: load the value at address, which is and store it in the second

8 Fetch the content (instruction) at address , which is , and store it in the current instruction

9 Increment the

10 Decode instruction Say it means: Do a logical NOT on the second

11 Send signals to all hardware components to execute the instruction: do a logical NOT on the second

12 Fetch the content (instruction) at address , which is , and store it in the current instruction

13 Increment the

14 Decode instruction Say it means: Store the value in the second to memory at address

15 Send signals to all hardware components to execute the instruction: store the value in the second, which is , to memory at address

16 Practice With the following instruction set definition and machine state, what is the new memory state after execution completes? code operation Increment the Decrement the Save to address not()

17 Fetch the instruction: Execute it: increment to value Fetch the next instruction: Execute it: save value to address code operation Increment the Decrement the Save to address not()

18 Fetch the instruction: Execute it: increment to value Fetch the next instruction: Execute it: save value to address code operation Increment the Decrement the Save to address not()

19 Fetch the instruction: Execute it: increment to value Fetch the next instruction: Execute it: save value to address code operation Increment the Decrement the Save to address not()

20 Fetch the instruction: Execute it: increment to value Fetch the next instruction: Execute it: save value to address code operation Increment the Decrement the Save to address not()

Computer Architecture and Organization:

Computer Architecture and Organization: Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines

More information

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two

More information

Pipelined Architecture (2A) Young Won Lim 4/7/18

Pipelined Architecture (2A) Young Won Lim 4/7/18 Pipelined Architecture (2A) Copyright (c) 2014-2018 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2

More information

Pipelined Architecture (2A) Young Won Lim 4/10/18

Pipelined Architecture (2A) Young Won Lim 4/10/18 Pipelined Architecture (2A) Copyright (c) 2014-2018 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2

More information

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 98 CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 5.1 INTRODUCTION This chapter deals with the design and development of FPGA based PWM generation with the focus on to improve the

More information

EC4205 Microprocessor and Microcontroller

EC4205 Microprocessor and Microcontroller EC4205 Microprocessor and Microcontroller Webcast link: https://sites.google.com/a/bitmesra.ac.in/aminulislam/home All announcement made through webpage: check back often Students are welcome outside the

More information

CHAPTER 3 APPLICATION OF THE CIRCUIT MODEL FOR PHOTOVOLTAIC ENERGY CONVERSION SYSTEM

CHAPTER 3 APPLICATION OF THE CIRCUIT MODEL FOR PHOTOVOLTAIC ENERGY CONVERSION SYSTEM 63 CHAPTER 3 APPLICATION OF THE CIRCUIT MODEL FOR PHOTOVOLTAIC ENERGY CONVERSION SYSTEM 3.1 INTRODUCTION The power output of the PV module varies with the irradiation and the temperature and the output

More information

Solutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature

Solutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature ICS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover and 3 blank pages. 2. Write down your Student-Id

More information

ICS 151 Final. (Last Name) (First Name)

ICS 151 Final. (Last Name) (First Name) ICS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover and 3 blank pages. 2. Write down your Student-Id

More information

Evolution of DSP Processors. Kartik Kariya EE, IIT Bombay

Evolution of DSP Processors. Kartik Kariya EE, IIT Bombay Evolution of DSP Processors Kartik Kariya EE, IIT Bombay Agenda Expected features of DSPs Brief overview of early DSPs Multi-issue DSPs Case Study: VLIW based Processor (SPXK5) for Mobile Applications

More information

Analog circuit design ( )

Analog circuit design ( ) Silver Oak College of Engineering & Technology Department of Electronics and Communication 4 th Sem Mid semester-1(summer 2019) Syllabus Microprocessor & Interfacing (2141001) 1 Introduction To 8-bit Microprocessor

More information

Unit-6 PROGRAMMABLE INTERRUPT CONTROLLERS 8259A-PROGRAMMABLE INTERRUPT CONTROLLER (PIC) INTRODUCTION

Unit-6 PROGRAMMABLE INTERRUPT CONTROLLERS 8259A-PROGRAMMABLE INTERRUPT CONTROLLER (PIC) INTRODUCTION M i c r o p r o c e s s o r s a n d M i c r o c o n t r o l l e r s P a g e 1 PROGRAMMABLE INTERRUPT CONTROLLERS 8259A-PROGRAMMABLE INTERRUPT CONTROLLER (PIC) INTRODUCTION Microcomputer system design requires

More information

dspic30f Quadrature Encoder Interface Module

dspic30f Quadrature Encoder Interface Module DS Digital Signal Controller dspic30f Quadrature Encoder Interface Module 2005 Microchip Technology Incorporated. All Rights Reserved. dspic30f Quadrature Encoder Interface Module 1 Welcome to the dspic30f

More information

Department Computer Science and Engineering IIT Kanpur

Department Computer Science and Engineering IIT Kanpur NPTEL Online - IIT Bombay Course Name Parallel Computer Architecture Department Computer Science and Engineering IIT Kanpur Instructor Dr. Mainak Chaudhuri file:///e /parallel_com_arch/lecture1/main.html[6/13/2012

More information

SILVER OAK COLLEGE OF ENGG. & TECHNOLOGY Midsem I Syllabus Electronics & communication Engineering

SILVER OAK COLLEGE OF ENGG. & TECHNOLOGY Midsem I Syllabus Electronics & communication Engineering SILVER OAK COLLEGE OF ENGG. & TECHNOLOGY Midsem I Syllabus Electronics & communication Engineering Subject Name: Control System Engineering Subject Code: 2141004 Unit 1: Introduction to Control Systems:

More information

Digital Systems Project Report (ECE241)

Digital Systems Project Report (ECE241) Digital Systems Project Report (ECE241) Project Name: The Maze Teaching Assistant: Abdelrahman Abbas Team Members: Student Number: Ehsan Nasiri 995935065 Rafat Rashid 996096111 Date: December 3 rd, 2008

More information

Instructor: Dr. Mainak Chaudhuri. Instructor: Dr. S. K. Aggarwal. Instructor: Dr. Rajat Moona

Instructor: Dr. Mainak Chaudhuri. Instructor: Dr. S. K. Aggarwal. Instructor: Dr. Rajat Moona NPTEL Online - IIT Kanpur Instructor: Dr. Mainak Chaudhuri Instructor: Dr. S. K. Aggarwal Course Name: Department: Program Optimization for Multi-core Architecture Computer Science and Engineering IIT

More information

LECTURE 8. Pipelining: Datapath and Control

LECTURE 8. Pipelining: Datapath and Control LECTURE 8 Pipelining: Datapath and Control PIPELINED DATAPATH As with the single-cycle and multi-cycle implementations, we will start by looking at the datapath for pipelining. We already know that pipelining

More information

AC : A TURING MACHINE FOR THE 21ST CENTURY

AC : A TURING MACHINE FOR THE 21ST CENTURY AC 2007-745: A TURING MACHINE FOR THE 21ST CENTURY Christopher Carroll, University of Minnesota-Duluth CHRISTOPHER R. CARROLL Christopher R. Carroll earned his academic degrees from Georgia Tech and from

More information

ROBOTICS & IOT. Workshop Module

ROBOTICS & IOT. Workshop Module ROBOTICS & IOT Workshop Module CURRICULUM STRUCTURE DURATION : 2 day (16 hours) Session 1 Let's Learn Embedded System & Robotics Description Under this topic, we will discuss basics and give brief idea

More information

ROBOTICS & IOT. Workshop Module

ROBOTICS & IOT. Workshop Module ROBOTICS & IOT Workshop Module CURRICULUM STRUCTURE DURATION : 2 day (16 hours) Session 1 Let's Learn Embedded System & Robotics Description Under this topic, we will discuss basics and give brief idea

More information

Pipelined Processor Design

Pipelined Processor Design Pipelined Processor Design COE 38 Computer Architecture Prof. Muhamed Mudawar Computer Engineering Department King Fahd University of Petroleum and Minerals Presentation Outline Pipelining versus Serial

More information

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

MSI Design Examples. Designing a circuit that adds three 4-bit numbers MSI Design Examples In this lesson, you will see some design examples using MSI devices. These examples are: Designing a circuit that adds three 4-bit numbers. Design of a 4-to-16 Decoder using five 2-to-4

More information

CS429: Computer Organization and Architecture

CS429: Computer Organization and Architecture CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 8, 2017 at 09:27 CS429 Slideset 14: 1 Overview What s wrong

More information

Chapter 4. Pipelining Analogy. The Processor. Pipelined laundry: overlapping execution. Parallelism improves performance. Four loads: Non-stop:

Chapter 4. Pipelining Analogy. The Processor. Pipelined laundry: overlapping execution. Parallelism improves performance. Four loads: Non-stop: Chapter 4 The Processor Part II Pipelining Analogy Pipelined laundry: overlapping execution Parallelism improves performance Four loads: Speedup = 8/3.5 = 2.3 Non-stop: Speedup p = 2n/(0.5n + 1.5) 4 =

More information

CS521 CSE IITG 11/23/2012

CS521 CSE IITG 11/23/2012 Parallel Decoding and issue Parallel execution Preserving the sequential consistency of execution and exception processing 1 slide 2 Decode/issue data Issue bound fetch Dispatch bound fetch RS RS RS RS

More information

DS1804 NV Trimmer Potentiometer

DS1804 NV Trimmer Potentiometer NV Trimmer Potentiometer www.dalsemi.com FEATURES Single 100-position taper potentiometer Nonvolatile on-demand wiper storage Operates from 3V or 5V supplies Up/down, increment-controlled interface Available

More information

Computer Architecture and Organization: L08: Design Control Lines

Computer Architecture and Organization: L08: Design Control Lines Computer Architecture and Organization: L08: Design Control Lines By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com, hafez@research.iiit.ac.in 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept.

More information

High Speed Counter (HSC) Self-Help Guide

High Speed Counter (HSC) Self-Help Guide SUP0776-02 26 JAN 2005 KEEP WITH USER MANUAL. High Speed Counter (HSC) Self-Help Guide This guide covers: HE800HSC600/601 and HE820HSC600/601 SmartStack modules. HE500OCS033/063 and HE500OCS034/064 MiniOCS

More information

7/11/2012. Single Cycle (Review) CSE 2021: Computer Organization. Multi-Cycle Implementation. Single Cycle with Jump. Pipelining Analogy

7/11/2012. Single Cycle (Review) CSE 2021: Computer Organization. Multi-Cycle Implementation. Single Cycle with Jump. Pipelining Analogy CSE 2021: Computer Organization Single Cycle (Review) Lecture-10 CPU Design : Pipelining-1 Overview, Datapath and control Shakil M. Khan CSE-2021 July-12-2012 2 Single Cycle with Jump Multi-Cycle Implementation

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor (SJIF): 4.72 International Journal of Advance Engineering and Research Development Volume 5, Issue 01, January -2018 e-issn (O): 2348-4470 p-issn (P): 2348-6406 Comparative

More information

Department of Electrical and Electronics Engineering Logic Circuits Laboratory EXPERIMENT-5 COMBINATIONAL LOGIC CIRCUITS

Department of Electrical and Electronics Engineering Logic Circuits Laboratory EXPERIMENT-5 COMBINATIONAL LOGIC CIRCUITS 5.1 Preliminary Study Simulate experiment using an available tool and prepare the preliminary report. 5.2 Aim of the Experiment Implementation and examination of MULTIPLEXER and DEMULTIPLEXER circuits

More information

LV-Link 3.0 Software Interface for LabVIEW

LV-Link 3.0 Software Interface for LabVIEW LV-Link 3.0 Software Interface for LabVIEW LV-Link Software Interface for LabVIEW LV-Link is a library of VIs (Virtual Instruments) that enable LabVIEW programmers to access the data acquisition features

More information

HW D2: Sequential Logic, Counters, Debounce

HW D2: Sequential Logic, Counters, Debounce HW D2: Sequential Logic, Counters, Debounce 1 HW D2: Sequential Logic, Counters, Debounce REV 3; July 18, 2010 Contents 1 Flop Reminder: edge recorder (2 points) 1 2 Debouncers (4 points) 2 2.1 SPST (2

More information

ECE473 Computer Architecture and Organization. Pipeline: Introduction

ECE473 Computer Architecture and Organization. Pipeline: Introduction Computer Architecture and Organization Pipeline: Introduction Lecturer: Prof. Yifeng Zhu Fall, 2015 Portions of these slides are derived from: Dave Patterson UCB Lec 11.1 The Laundry Analogy Student A,

More information

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8187 Rev 1.

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8187 Rev 1. DATASHEET X93255 Dual Digitally Controlled Potentiometers (XDCPs ) The Intersil X93255 is a dual digitally controlled potentiometer (XDCP). The device consists of two resistor arrays, wiper switches, a

More information

Digital Electronics 8. Multiplexer & Demultiplexer

Digital Electronics 8. Multiplexer & Demultiplexer 1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex

More information

ECE 4750 Computer Architecture, Fall 2016 T09 Advanced Processors: Superscalar Execution

ECE 4750 Computer Architecture, Fall 2016 T09 Advanced Processors: Superscalar Execution ECE 4750 Computer Architecture, Fall 2016 T09 Advanced Processors: Superscalar Execution School of Electrical and Computer Engineering Cornell University revision: 2016-11-28-17-33 1 In-Order Dual-Issue

More information

Multiple Predictors: BTB + Branch Direction Predictors

Multiple Predictors: BTB + Branch Direction Predictors Constructive Computer Architecture: Branch Prediction: Direction Predictors Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology October 28, 2015 http://csg.csail.mit.edu/6.175

More information

8-bit Microcontroller with 512/1024 Bytes In-System Programmable Flash. ATtiny4/5/9/10

8-bit Microcontroller with 512/1024 Bytes In-System Programmable Flash. ATtiny4/5/9/10 Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 54 Powerful Instructions Most Single Clock Cycle Execution 16 x 8 General Purpose Working Registers Fully Static

More information

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College

More information

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8186 Rev 1.

DATASHEET X Features. Pinout. Ordering Information. Dual Digitally Controlled Potentiometers (XDCPs ) FN8186 Rev 1. DATASHEET X93254 Dual Digitally Controlled Potentiometers (XDCPs ) The Intersil X93254 is a dual digitally controlled potentiometer (XDCP). The device consists of two resistor arrays, wiper switches, a

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS

More information

PCM-22Q Queuing Knife Controller Operators Manual

PCM-22Q Queuing Knife Controller Operators Manual PCM-22Q Queuing Knife Controller Operators Manual Information furnished by EMERSON EMC is believed to be accurate and reliable. However, no responsibility is assumed by EMERSON EMC for its use. EMERSON

More information

CS 110 Computer Architecture Lecture 11: Pipelining

CS 110 Computer Architecture Lecture 11: Pipelining CS 110 Computer Architecture Lecture 11: Pipelining Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University Slides based on

More information

Digitally Controlled Potentiometer (XDCP ) X9C102/103/104/503

Digitally Controlled Potentiometer (XDCP ) X9C102/103/104/503 Digitally Controlled Potentiometer (XDCP ) X9C102/103/104/503 FEATURES Solid-state potentiometer 3-wire serial interface 100 wiper tap points Wiper position stored in nonvolatile memory and recalled on

More information

4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting

4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting 4.4 Implementation Structures in FPGAs and DSPs Presented by Lee Pucker President, ForwardLink Consulting Agenda Case Study on Implementation Structures Synchronization in a GSM Network Option 1: DSP Implementation

More information

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally Controlled Potentiometer (XDCP )

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally Controlled Potentiometer (XDCP ) APPLICATION NOTE A V A I L A B L E AN99 AN115 AN120 AN124 AN133 AN134 AN135 Terminal Voltages ±5V, 100 Taps Digitally Controlled Potentiometer (XDCP ) FEATURES Solid-state potentiometer 3-wire serial interface

More information

Topics. Low Power Techniques. Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J.

Topics. Low Power Techniques. Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J. Topics Low Power Techniques Based on Penn State CSE477 Lecture Notes 2002 M.J. Irwin and adapted from Digital Integrated Circuits 2002 J. Rabaey Review: Energy & Power Equations E = C L V 2 DD P 0 1 +

More information

Lab Report: Digital Logic

Lab Report: Digital Logic Lab Report: Digital Logic Introduction The aim of the Digital Logic Lab was to construct a simple 4-bit Arithmetic Logic Unit (ALU) in order to demonstrate methods of using Boolean Algebra to manipulate

More information

More FAQs, Klax World Model and Functional Specifications

More FAQs, Klax World Model and Functional Specifications More FAQs, Klax World Model and Functional Specifications Justin R. Erenkrantz jerenkra@ics.uci.edu ICS 52: Introduction to Software Engineering Wednesday, October 13th, 2004 Important Note (Once Again)

More information

Combinational Circuits DC-IV (Part I) Notes

Combinational Circuits DC-IV (Part I) Notes Combinational Circuits DC-IV (Part I) Notes Digital Circuits have been classified as: (a) Combinational Circuits: In these circuits output at any instant of time depends on inputs present at that instant

More information

MAX5452EUB 10 µmax 50 U10C-4 MAX5451EUD 14 TSSOP 10 U14-1

MAX5452EUB 10 µmax 50 U10C-4 MAX5451EUD 14 TSSOP 10 U14-1 9-997; Rev 2; 2/06 Dual, 256-Tap, Up/Down Interface, General Description The are a family of dual digital potentiometers that perform the same function as a mechanical potentiometer or variable resistor.

More information

8-bit Microcontroller with 2K Bytes In-System Programmable Flash. ATtiny20

8-bit Microcontroller with 2K Bytes In-System Programmable Flash. ATtiny20 Features High Performance, Low Power AVR 8-bit Microcontroller Advanced RISC Architecture 112 Powerful Instructions Most Single Clock Cycle Execution 16 x 8 General Purpose Working Registers Fully Static

More information

EECS 270: Lab 7. Real-World Interfacing with an Ultrasonic Sensor and a Servo

EECS 270: Lab 7. Real-World Interfacing with an Ultrasonic Sensor and a Servo EECS 270: Lab 7 Real-World Interfacing with an Ultrasonic Sensor and a Servo 1. Overview The purpose of this lab is to learn how to design, develop, and implement a sequential digital circuit whose purpose

More information

Architectural Core Salvaging in a Multi-Core Processor for Hard-Error Tolerance

Architectural Core Salvaging in a Multi-Core Processor for Hard-Error Tolerance Architectural Core Salvaging in a Multi-Core Processor for Hard-Error Tolerance Michael D. Powell, Arijit Biswas, Shantanu Gupta, and Shubu Mukherjee SPEARS Group, Intel Massachusetts EECS, University

More information

Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood

Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood Supporting x86-64 Address Translation for 100s of GPU s Jason Power, Mark D. Hill, David A. Wood Summary Challenges: CPU&GPUs physically integrated, but logically separate; This reduces theoretical bandwidth,

More information

ELEN W4840 Embedded System Design Final Project Button Hero : Initial Design. Spring 2007 March 22

ELEN W4840 Embedded System Design Final Project Button Hero : Initial Design. Spring 2007 March 22 ELEN W4840 Embedded System Design Final Project Button Hero : Initial Design Spring 2007 March 22 Charles Lam (cgl2101) Joo Han Chang (jc2685) George Liao (gkl2104) Ken Yu (khy2102) INTRODUCTION Our goal

More information

Digital Systems Design

Digital Systems Design Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level

More information

Flux Gate Musical Toy

Flux Gate Musical Toy FGM-3 Flux Gate Toy..... Flux Gate Musical Toy While this could be classed as a toy, it's also a very sensitive magnetic sensing project which has many other applications. The "toy" idea came up from the

More information

RISC Central Processing Unit

RISC Central Processing Unit RISC Central Processing Unit Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2014 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/

More information

Digital Fundamentals. Introductory Digital Concepts

Digital Fundamentals. Introductory Digital Concepts Digital Fundamentals Introductory Digital Concepts Objectives Explain the basic differences between digital and analog quantities Show how voltage levels are used to represent digital quantities Describe

More information

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Objectives In this chapter, you will learn about The binary numbering system Boolean logic and gates Building computer circuits

More information

Out-of-Order Execution. Register Renaming. Nima Honarmand

Out-of-Order Execution. Register Renaming. Nima Honarmand Out-of-Order Execution & Register Renaming Nima Honarmand Out-of-Order (OOO) Execution (1) Essence of OOO execution is Dynamic Scheduling Dynamic scheduling: processor hardware determines instruction execution

More information

2016 UKSim-AMSS 18th International Conference on Computer Modelling and Simulation

2016 UKSim-AMSS 18th International Conference on Computer Modelling and Simulation 06 UKSim-AMSS 8th International Conference on Computer Modelling and Simulation Simulation of a New Proposed Voltage-Base Self-Intervention Technique with Increment and Decrement Voltage Conduction Method

More information

X9C102, X9C103, X9C104, X9C503

X9C102, X9C103, X9C104, X9C503 X9C102, X9C103, X9C104, X9C503 Data Sheet FN8222.1 Digitally Controlled Potentiometer (XDCP ) FEATURES Solid-state potentiometer 3-wire serial interface 100 wiper tap points Wiper position stored in nonvolatile

More information

ARM BASED DISTRIBUTED ELECTRICITY MONITORING AND CONTROL USING GSM MODEM

ARM BASED DISTRIBUTED ELECTRICITY MONITORING AND CONTROL USING GSM MODEM ARM BASED DISTRIBUTED ELECTRICITY MONITORING AND CONTROL USING GSM MODEM Pankaj Chitte 1, Vikas Gujar 2, Sarang Mahajan 3, Savita Shete 4 1 Professor, Electronics Engg. Pravara Rural Engg. College, Loni,

More information

Page 1. So Far. Usage Examples. Input Capture Basics. Familiar with CS/ECE 6780/5780. Al Davis. Trigger interrupts on rising/falling/both edges

Page 1. So Far. Usage Examples. Input Capture Basics. Familiar with CS/ECE 6780/5780. Al Davis. Trigger interrupts on rising/falling/both edges So Far CS/ECE 6780/5780 Al Davis Today s topics: Input capture particular focus on timing measurements useful for 5780 Lab 7 Familiar with threads, semaphores, & interrupts Now move on to capturing edge

More information

AREA OPTIMIZED ARITHMETIC AND LOGIC UNIT USING LOW POWER 1-BIT FULL ADDER

AREA OPTIMIZED ARITHMETIC AND LOGIC UNIT USING LOW POWER 1-BIT FULL ADDER International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 3, Issue 3, Aug 2013, 115-120 TJPRC Pvt. Ltd. AREA OPTIMIZED ARITHMETIC

More information

Implementation of Discrete Wavelet Transform for Image Compression Using Enhanced Half Ripple Carry Adder

Implementation of Discrete Wavelet Transform for Image Compression Using Enhanced Half Ripple Carry Adder Volume 118 No. 20 2018, 51-56 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Implementation of Discrete Wavelet Transform for Image Compression Using Enhanced Half Ripple Carry Adder

More information

Proc. IEEE Intern. Conf. on Application Specific Array Processors, (Eds. Capello et. al.), IEEE Computer Society Press, 1995, 76-84

Proc. IEEE Intern. Conf. on Application Specific Array Processors, (Eds. Capello et. al.), IEEE Computer Society Press, 1995, 76-84 Proc. EEE ntern. Conf. on Application Specific Array Processors, (Eds. Capello et. al.), EEE Computer Society Press, 1995, 76-84 Session 2: Architectures 77 toning speed is affected by the huge amount

More information

CHAPTER 6 NEURO-FUZZY CONTROL OF TWO-STAGE KY BOOST CONVERTER

CHAPTER 6 NEURO-FUZZY CONTROL OF TWO-STAGE KY BOOST CONVERTER 73 CHAPTER 6 NEURO-FUZZY CONTROL OF TWO-STAGE KY BOOST CONVERTER 6.1 INTRODUCTION TO NEURO-FUZZY CONTROL The block diagram in Figure 6.1 shows the Neuro-Fuzzy controlling technique employed to control

More information

Rain Bird ESP-LX Series Controllers

Rain Bird ESP-LX Series Controllers Rain Bird ESP-LX Series Controllers Exactly what you want. Only what you need. Rain Bird ESP-LX Series Controllers make saving time and water simple. Design and build the irrigation control system you

More information

Computer Science 246. Advanced Computer Architecture. Spring 2010 Harvard University. Instructor: Prof. David Brooks

Computer Science 246. Advanced Computer Architecture. Spring 2010 Harvard University. Instructor: Prof. David Brooks Advanced Computer Architecture Spring 2010 Harvard University Instructor: Prof. dbrooks@eecs.harvard.edu Lecture Outline Instruction-Level Parallelism Scoreboarding (A.8) Instruction Level Parallelism

More information

USB4. Encoder Data Acquisition USB Device Page 1 of 8. Description. Features

USB4. Encoder Data Acquisition USB Device Page 1 of 8. Description. Features USB4 Page 1 of 8 The USB4 is a data acquisition device designed to record data from 4 incremental encoders, 8 digital inputs and 4 analog input channels. In addition, the USB4 provides 8 digital outputs

More information

DS1633. High Speed Battery Recharger PIN ASSIGNMENT TO 220 FEATURES. PIN DESCRIPTION V CC Supply Voltage V BAT Battery Output GND Ground

DS1633. High Speed Battery Recharger PIN ASSIGNMENT TO 220 FEATURES. PIN DESCRIPTION V CC Supply Voltage V BAT Battery Output GND Ground DS1633 High Speed Battery Recharger FEATURES Recharges Lithium, NiCad, NiMH and Lead acid batteries Retains battery and power supply limits in onboard memory PIN ASSIGNMENT TO 220 + Serial 1 wire interface

More information

Design of Microprogrammed Control Units (MCU) using VHDL Description. Arvutitehnika erikusus

Design of Microprogrammed Control Units (MCU) using VHDL Description. Arvutitehnika erikusus Design of Microprogrammed Control Units (MCU) using VHDL Description Arvutitehnika erikusus 1 Hardwired control unit S5 A S6 & D Q Q D Q Q CLOCK A hardwired control unit accomplishes a conditional transfer

More information

Fall 2015 COMP Operating Systems. Lab #7

Fall 2015 COMP Operating Systems. Lab #7 Fall 2015 COMP 3511 Operating Systems Lab #7 Outline Review and examples on virtual memory Motivation of Virtual Memory Demand Paging Page Replacement Q. 1 What is required to support dynamic memory allocation

More information

Web-Enabled Speaker and Equalizer Final Project Report December 9, 2016 E155 Josh Lam and Tommy Berrueta

Web-Enabled Speaker and Equalizer Final Project Report December 9, 2016 E155 Josh Lam and Tommy Berrueta Web-Enabled Speaker and Equalizer Final Project Report December 9, 2016 E155 Josh Lam and Tommy Berrueta Abstract IoT devices are often hailed as the future of technology, where everything is connected.

More information

Signals-From-Noise Single-Bit ADCs in a Nutshell - Part III by Dave Van Ess, Principal Application Engineer, Cypress Semiconductor

Signals-From-Noise Single-Bit ADCs in a Nutshell - Part III by Dave Van Ess, Principal Application Engineer, Cypress Semiconductor Signals-From-Noise Single-it DCs in a Nutshell - Part III by Dave Van Ess, Principal pplication Engineer, Cypress Semiconductor In our last installment http://www.analogzone.com/iot_0205.htm we explored

More information

Chapter 16 - Instruction-Level Parallelism and Superscalar Processors

Chapter 16 - Instruction-Level Parallelism and Superscalar Processors Chapter 16 - Instruction-Level Parallelism and Superscalar Processors Luis Tarrataca luis.tarrataca@gmail.com CEFET-RJ L. Tarrataca Chapter 16 - Superscalar Processors 1 / 78 Table of Contents I 1 Overview

More information

DM74ALS169B Synchronous Four-Bit Up/Down Counters

DM74ALS169B Synchronous Four-Bit Up/Down Counters Synchronous Four-Bit Up/Down Counters General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74ALS169B

More information

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 74 CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 4.1 LABORATARY SETUP OF STATCOM The laboratory setup of the STATCOM consists of the following hardware components: Three phase auto transformer used as a 3

More information

8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13A

8-bit Microcontroller with 1K Bytes In-System Programmable Flash. ATtiny13A Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static

More information

ATtiny25/45/85 Automotive

ATtiny25/45/85 Automotive ATtiny25/45/85 Automotive 8-bit AVR Microcontroller with 2/4/8K Bytes In-System Programmable Flash DATASHEET Features High performance, low power AVR 8-bit microcontroller Advanced RISC architecture 120

More information

X9C102, X9C103, X9C104, X9C503

X9C102, X9C103, X9C104, X9C503 X9C102, X9C103, X9C104, X9C503 Data Sheet FN8222.1 Digitally Controlled Potentiometer (XDCP ) FEATURES Solid-state potentiometer 3-wire serial interface 100 wiper tap points Wiper position stored in nonvolatile

More information

CS/EE Homework 9 Solutions

CS/EE Homework 9 Solutions S/EE 260 - Homework 9 Solutions ue 4/6/2000 1. onsider the synchronous ripple carry counter on page 5-8 of the notes. Assume that the flip flops have a setup time requirement of 2 ns and that the gates

More information

DS1869 3V Dallastat TM Electronic Digital Rheostat

DS1869 3V Dallastat TM Electronic Digital Rheostat www.dalsemi.com FEATURES Replaces mechanical variable resistors Operates from 3V or 5V supplies Electronic interface provided for digital as well as manual control Internal pull-ups with debounce for easy

More information

Versuch 7: Implementing Viterbi Algorithm in DLX Assembler

Versuch 7: Implementing Viterbi Algorithm in DLX Assembler FB Elektrotechnik und Informationstechnik AG Entwurf mikroelektronischer Systeme Prof. Dr.-Ing. N. Wehn Vertieferlabor Mikroelektronik Modelling the DLX RISC Architecture in VHDL Versuch 7: Implementing

More information

For the op amp circuit above, how is the output voltage related to the input voltage? = 20 k R 2

For the op amp circuit above, how is the output voltage related to the input voltage? = 20 k R 2 Golden Rules for Ideal Op Amps with negative feedback: 1. The output will adjust in any way possible to make the inverting input and the noninverting input terminals equal in voltage. 2. The inputs draw

More information

Implementation of Multiquadrant D.C. Drive Using Microcontroller

Implementation of Multiquadrant D.C. Drive Using Microcontroller Implementation of Multiquadrant D.C. Drive Using Microcontroller Author Seema Telang M.Tech. (IV Sem.) Department of Electrical Engineering Shri Ramdeobaba College of Engineering and Management Abstract

More information

8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny25/V ATtiny45/V ATtiny85/V. Preliminary

8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash. ATtiny25/V ATtiny45/V ATtiny85/V. Preliminary Features High Performance, Low Power AVR 8-Bit Microcontroller Advanced RISC Architecture 120 Powerful Instructions Most Single Clock Cycle Execution 32 x 8 General Purpose Working Registers Fully Static

More information

Topics Introduction to Microprocessors

Topics Introduction to Microprocessors Topics 2244 Introduction to Microprocessors Chapter 8253 Programmable Interval Timer/Counter Suree Pumrin,, Ph.D. Interfacing with 886/888 Programming Mode 2244 Introduction to Microprocessors 2 8253/54

More information

Design and build a prototype digital motor controller with the following features:

Design and build a prototype digital motor controller with the following features: Nov 3, 26 Project Digital Motor Controller Tom Kovacsi Andrew Rossbach Arnold Stadlin Start: Nov 7, 26 Project Scope Design and build a prototype digital motor controller with the following features:.

More information

Computer Hardware. Pipeline

Computer Hardware. Pipeline Computer Hardware Pipeline Conventional Datapath 2.4 ns is required to perform a single operation (i.e. 416.7 MHz). Register file MUX B 0.6 ns Clock 0.6 ns 0.2 ns Function unit 0.8 ns MUX D 0.2 ns c. Production

More information

The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive

The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive 1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered

More information

understand the hardware and software components that make up computer systems, and how they communicate with one another and with other systems

understand the hardware and software components that make up computer systems, and how they communicate with one another and with other systems Subject Knowledge Audit & Tracker Computer Science 2017-18 Purpose of the Audit Your indications of specialist subject knowledge strengths and areas for development are used as a basis for discussion during

More information

A NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION

A NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION A NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION Mr. Snehal Kumbhalkar 1, Mr. Sanjay Tembhurne 2 Department of Electronics and Communication Engineering GHRAET, Nagpur, Maharashtra,

More information

Hello and welcome to this Renesas Interactive Course that provides an overview of the timers found on RL78 MCUs.

Hello and welcome to this Renesas Interactive Course that provides an overview of the timers found on RL78 MCUs. Hello and welcome to this Renesas Interactive Course that provides an overview of the timers found on RL78 MCUs. 1 The purpose of this course is to provide an introduction to the RL78 timer Architecture.

More information

Lecture 02: Digital Logic Review

Lecture 02: Digital Logic Review CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:

More information