Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India

Similar documents
Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

A Low Phase Noise LC VCO for 6GHz

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Low Voltage CMOS VCOs

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

ELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation

A High-Level Model for Capacitive Coupled RC Oscillators

Dual-Frequency GNSS Front-End ASIC Design

Design of VCOs in Global Foundries 28 nm HPP CMOS

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

ISSCC 2004 / SESSION 21/ 21.1

DEEP-SUBMICROMETER CMOS processes are attractive

Something More We Should Know About VCOs

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

AVoltage Controlled Oscillator (VCO) was designed and

Quiz2: Mixer and VCO Design

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO

Review Article Performance and Trends in Millimetre-Wave CMOS Oscillators for Emerging Wireless Applications

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

A 25-GHz Differential LC-VCO in 90-nm CMOS

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

Research Article Low Phase Noise and High Conversion Gain Oscillator Mixer Constructed with a 0.18-μm CMOSTechnology

MULTIPHASE voltage-controlled oscillators (VCOs) are

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

DIGITAL RF transceiver architectures increasingly require

A High-Level Model for Capacitive Coupled RC Oscillators

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

Performance Analysis of Tunable Band Pass Filter and VCO for Multiband RF Front End

Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies

NEW WIRELESS applications are emerging where

A Merged CMOS LNA and Mixer for a WCDMA Receiver

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

A 5.5 GHz Voltage Control Oscillator (VCO) with a Differential Tunable Active and Passive Inductor

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

Low Flicker Noise Current-Folded Mixer

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A Study of Different Oscillator Structures

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

MIXERS AND their local oscillators are often designed

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval. Bordeaux, France. 12/15-16, 2011 Lauzanne, Switzerland

1-GHz and 2.8-GHz CMOS Injection-locked Ring. Oscillator Prescalers. Rafael J. Betancourt-Zamora, Shwetabh Verma. and Thomas H.

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

433MHz front-end with the SA601 or SA620

PROJECT ON MIXED SIGNAL VLSI

1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescalers

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs

Receiver Architecture

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology

Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators

Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz

RF Integrated Circuits

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

GENERATION of quadrature signals is essential for

A Low-Phase-Noise 5-GHz CMOS Quadrature VCO Using Superharmonic Coupling

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

Lecture 20: Passive Mixers

25 GHz and 28 GHz wide tuning range130 nm CMOS VCOs with ferroelectric varactors

Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR Gates

Design and power optimization of CMOS RF blocks operating in the moderate inversion region

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology

A 60-GHz Broad-Band Frequency Divider in 0.13-μm CMOS

Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.

High-Robust Relaxation Oscillator with Frequency Synthesis Feature for FM-UWB Transmitters

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

Efficient VCO using FinFET

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

A 484µm 2, 21GHz LC-VCO Beneath a Stacked-Spiral Inductor

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

International Journal of Pure and Applied Mathematics

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Long Range Passive RF-ID Tag With UWB Transmitter

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

Transcription:

Quadrature Generation Techniques in CMOS Relaxation Oscillators S. Aniruddhan Indian Institute of Technology Madras Chennai, India

Outline Introduction & Motivation Quadrature Relaxation Oscillators (QRXO) Shunt-coupled QRXO Series-coupled QRXO Design and Simulation Results Summary 2

Introduction RF oscillator: key block in wireless & wireline communication systems [1,2] LC VCOs are commonly used Low phase noise (high-q) Large area (spiral inductors) Tuning range limited by device parasitics Quadrature LO signals Recovery of IQ signal Image-rejection 3

IQ LO Generation 1 VCO (f 0 ) + polyphase filter High frequencies: capacitive parasitics become comparable to filter C Buffers required to drive low impedances = high power consumption Quadrature error R & C matching VCO (2f 0 ) + Divide-by-2 LC oscillator potentially has higher Q at 2f 0 Divider power becomes significant Quadrature error device matching 4

IQ LO Generation 2 Four-stage ring oscillator (f 0 ) Tuning range set by stage delays Quadrature error delay matching Quadrature VCO (f 0 ) [1,3,4] Power efficient at higher frequencies Quadrature error coupling strength 5

Relaxation Oscillator Schmitt Trigger: Cross-coupled NMOS + R loads Integrator: Capacitor C Tune frequency using I 0 6

Quadrature Generation Quadrature Relaxation Oscillator [5,6] V C and V OUT are 90 out of phase Integrator of each oscillator triggers the other Quadrature LC VCO Inhibit negative resistance generation for 0 or 180 modes Shunt & series injection Quadrature Relaxation Oscillator (this work) Suppress Schmitt-trigger operation for 0 /180 Shunt & Series coupling 7

Shunt Coupled QRXO I=Q (in-phase) M 5-6 oppose M 1-2 QRXO I dies out QRXOQ I=Q (out-of-phase) M 7-8 oppose M 3-4 QRXO Q dies out QRXOI 8 too ceases to oscillate too ceases to oscillate

Series Coupled QRXO Series injection through M 5-8 Coupling devices in triode region 9

Circuit Design & Simulation Quadrature relaxation oscillators designed and simulated using Spectre (Cadence) f 0 = 2.4GHz UMC 0.18µm CMOS process (V DD = 1.8V) Reference 2.4GHz relaxation oscillator Total bias current = 6mA M 1-2 = 100µm X 0.25µm Load resistance R = 100Ω Integrator capacitance C = 460fF 10

Shunt-coupled QRXO Quadrature coupling validated in simulation Primary design parameter: size of quadrature coupling devices Large W/L strong coupling, larger parasitics Small W/L weak coupling, more flicker noise Larger L less flicker noise, more parasitics M 5-8 = 36µm X 0.65µm Total QRXO current = 12mA 1% I-Q mismatch 0.25 quadrature error 11

Shunt QRXO Startup 12

Shunt QRXO Phase Noise -99.4dBc/Hz @ 1MHz offset R = 24%; M 5-8 (flicker) = 21%; M 1-4 (thermal) = 18% 13

Shunt QRXO Phase Error Quad. Phase Error (deg.) Osc. Freq. (Ghz) 1 2.45 0.9 0.8 Quadrature Phase Error (deg.) 0.7 0.6 0.5 0.4 0.3 0.2 2.4 2.35 Oscillation Frequency (GHz) 0.1 0 15 20 25 30 35 40 45 50 Coupling Device width (um) 2.3 14

Series-coupled QRXO Quadrature coupling validated in simulation Coupling devices Operate in triode region Weaken cross-coupled NMOS operation (degeneration) Large W/L (M 5-8 = 200µm X 0.18µm) Flicker noise less of a concern Total QRXO current = 16mA 1% I-Q mismatch 0.1 quadrature error 15

Series QRXO Startup 16

Series QRXO Phase Noise -98.3 dbc/hz @ 1MHz offset M 1-4 (flicker) = 70% 17

Series QRXO Phase Error Quad. Phase Error (deg.) Osc. Freq. (Ghz) 0.5 2.65 2.6 Quadrature Phase Error (deg.) 0.4 0.3 0.2 0.1 2.55 2.5 2.45 2.4 2.35 2.3 2.25 2.2 2.15 Oscillation Frequency (GHz) 2.1 0 2.05 160 170 180 190 200 210 220 230 240 250 Coupling Device width (um) 18

Comparison Coupling Devices Quadrature Error Shunt coupled QRXO Saturation (smaller) Series coupled QRXO Triode (larger) Phase Noise Current Consumption 19

Summary Two topologies for quadrature coupling of relaxation oscillators were presented 2.4GHz quadrature oscillators were designed and simulated in a UMC 0.18µm CMOS process Shunt-coupled lower current, larger quadrature error Series-coupled larger current, lower quadrature error 20

References [1] K. W. Cheng, K. Natarajan, and D. J. Allstot, A Current Reuse Quadrature GPS Receiver in 0.13 µm CMOS, IEEE Journal of Solid-State Circuits, vol. 45, No.3, pp. 510 523, March 2010. [2] B. G. Perumana, R. Mukhopadhyay, S. Chakarborty, C. H. Lee, and J. Laskar, A Low-Power Fully Monolithic Subthreshold CMOS Receiver With Integrated LO Generation for 2.4 GHz Wireless PAN Applications, IEEE Journal of Solid-State Circuits, vol. 43, No.10, pp. 2229 2238, October 2008. [3] A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi, A 900MHz CMOS LC-Oscillator with Quadrature Outputs, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 1996. [4] P. Andreani, A 2 GHz, 17% Tuning Range Quadrature CMOS VCO with High Figure-of-Merit and 0.6 Phase Error, Proceedings of the 28 th European Solid-State Circuits Conference, 2002. [5] C. J. M. Verhoeven, A High-Frequency Electronically Tunable Quadrature Oscillator, IEEE Journal of Solid-State Circuits, vol. 27, No.7, pp. 1097 1100, July 1992. [6] B. Zhou, W. Rhee, and Z. Wang, Relaxation oscillator with quadrature triangular and square waveform generation, Electronics Letters, vol. 47, No.13, 23 rd June 2011. [7] J. R. Fernandes, M. H. L. Kouwenhoven, C. van den Bos, L. B. Oliveira, and C. J. M. Verhoeven, The Effect of Mismatches and Delay on the Quadrature Error of a Cross-Coupled Relaxation Oscillator, IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, No.12, pp. 2592 2598, December 2007. 21

Thank you 22