A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

Similar documents
Frequency Domain UWB Multi-carrier Receiver

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

A low noise amplifier with improved linearity and high gain

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Int. J. Electron. Commun. (AEU)

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

+ 2. Basic concepts of RFIC design

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

High Gain Low Noise Amplifier Design Using Active Feedback

Design of a Low Noise Amplifier using 0.18µm CMOS technology

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

2.Circuits Design 2.1 Proposed balun LNA topology

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Linearity Enhancement of Folded Cascode LNA for Narrow Band Receiver

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Application Note 1299

Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

A GSM Band Low-Power LNA 1. LNA Schematic

Low noise amplifier, principles

Index Terms NSGA-II rule, LNA, noise figure, power gain.

High-Linearity CMOS. RF Front-End Circuits

Design of a Broadband HEMT Mixer for UWB Applications

High Gain CMOS UWB LNA Employing Thermal Noise Cancellation

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

UWB Hardware Issues, Trends, Challenges, and Successes

CMOS LNA Design for Ultra Wide Band - Review

A 3 8 GHz Broadband Low Power Mixer

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities

Research Article CMOS Ultra-Wideband Low Noise Amplifier Design

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

LINEARITY AND INTERFERENCE ROBUSTNESS IMPROVEMENT METHODS FOR ULTRA-WIDEBAND CMOS RF FRONT-END CIRCUITS

Low-Noise Amplifiers

Linearization of Broadband Microwave Amplifier

CMOS Design of Wideband Inductor-Less LNA

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

A Mirror Predistortion Linear Power Amplifier

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

A 2 GHz 20 dbm IIP3 Low-Power CMOS LNA with Modified DS Linearization Technique

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

A 5.2GHz RF Front-End

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

Narrowband CMOS RF Low-Noise Amplifiers

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

International Journal of Pure and Applied Mathematics

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

Systematic Approach for Designing Ultra Wide Band Power Amplifier

Mixer. General Considerations V RF VLO. Noise. nonlinear, R ON

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

Design of A Wideband Active Differential Balun by HMIC

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

Design of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan

A 1-W GaAs Class-E Power Amplifier with an FBAR Filter Embedded in the Output Network

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

An Ultra-Wideband Low Noise Amplifier and Spectrum Sensing Technique for Cognitive Radio

MGA-632P8 1.9 GHz low noise amplifier Application Note 5295

Design and Analysis of a WLAN CMOS Power Amplifier Using. Multiple Gated Transistor Technique

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

Application Note 5057

Quiz2: Mixer and VCO Design

Ultra Wideband Amplifier Senior Project Proposal

ULTRA-WIDEBAND (UWB) multi-band orthogonal frequency-division

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper

Low Noise Amplifier Design Methodology Summary By Ambarish Roy, Skyworks Solutions, Inc.

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

High Power Wideband AlGaN/GaN HEMT Feedback. Amplifier Module with Drain and Feedback Loop. Inductances

RF Integrated Circuits

Linearization of Three-Stage Doherty Amplifier

Reduced Current Class AB Radio Receiver Stages Using Novel Superlinear Transistors with Parallel NMOS and PMOS Transistors at One GHz

Volume 3, Number 1, 2017 Pages Jordan Journal of Electrical Engineering ISSN (Print): , ISSN (Online):

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

Design of Single to Differential Amplifier using 180 nm CMOS Process

Continuous-Time CMOS Quantizer For Ultra-Wideband Applications

THE rapid growth of portable wireless communication

Department of Electrical Engineering and Computer Sciences, University of California

Transcription:

Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 5 A 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in.8µ CMOS Long Bu and Joanne E. DeGroat Electrical & Computer Engineering The Ohio State University 5 Dreese Lab, 5 Neil Ave. Columbus, OH 4 USA Abstract: - In this paper, the significance of linearity for UWB front-end circuit is discussed. The effects of strong narrow band interferer on UWB signal are investigated. Wideband linearization techniques for UWB LNA are first proposed in this work. A high linearity UWB LNA is designed in TSMC.8µ CMOS process The simulation results show that the designed LNA exhibits very high IIP (6.9~.8 dbm) while maintaining low noise figure (~6 db) over the design frequency range (-5 GHz). Key-Words: - Ultra-wideband, receiver, low noise amplifier (LNA), distortion, high linearity, RFIC, CMOS Introduction Recently, the UWB technology experienced a rapid development and draws many attentions. The very wide bandwidth of UWB communication makes the RF front-end very susceptible to strong narrow band interferers which can potentially block the desired signal. Thus high linearity LNA is highly desirable for UWB applications. Several LNA linearization theories and techniques for narrow band application has been reported and proved effective. However, no Ultra Wideband LNA linearization techniques have been proposed to date. In this paper, previous works on LNA linearity improvement are reviewed. Wideband linearization techniques is developed to improve the linearity of Ultra Wideband LNA while maintaining good noise figure and gain, which optimizes the dynamic range of the front end. A high linearity UWB LNA is designed in.8µm CMOS process and its performance is discussed. the receiver. In most conventional receiver architecture, there is only one signal path from the front-end to the. In this case, the latter stages in the receiver path become saturated before the LNA does. Thus the linearity of the overall receiver is mainly determined by the later stages but only slightly affected by the linearity of the LNA Many recent research works proposed receiver architectures that divide wideband signal into channels or subbands and process them separately [-4]. In this research, the UWB LNA is developed for the OFDM UWB receiver that employs the concept of in frequency domain [5]. The architecture of the receiver is shown in Fig.. LNA f f Matched Filter D D Dn Linearity Problem in UWB LNA. Significance of High Linearity LNA in UWB System Noise figure has long been accepted as a major figure of merit for LNA. Then what is the significance of linearity in the design of UWB LNA? In presence of strong interferers, the nonlinearity of the LNA will result in many adverse effects such as desensitization, cross modulation and intermodulation, which degrade the performance of fn Fig. UWB receiver architecture In this type of receiver architecture, if the strong narrow band interferers are present, one or several subband(s) may be blocked, while other subbands can still process the incoming signal. Thus the data stream can be kept uninterrupted. However, if the interferer is strong enough to saturate the LNA which processes the signal in all frequency bands, the whole receiver will be blocked. In these cases,

Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 6 the linearity of the LNA determines the robustness of the receiver to strong interferers.. Effect of Non-linearity in UWB LNA Due to its wide bandwidth, the UWB receiver differs in many ways from its narrow band counterparts. Thus it is worthwhile to reevaluate the effect of nonlinearity in UWB LNA. In conventional narrow band receiver, the main purpose of linearization is to minimize the IM products that can potentially fall in band. However, the wide bandwidth of UWB guarantees that strong narrowband interferes and their IM products will fall in band. This problem of narrow band nature can be solved using the channelized receiver architectures or advanced modulation techniques. In contrast, the efforts in UWB LNA linearization should be focused on the effect of strong narrow band interferers on the whole frequency band, or at least a significant portion of the overall bandwidth. A memoryless, time variant non-linear amplifier can be described as a truncated power series which ignore the contribution of higher order nonlinearity: i ( v) c + c v + c v + c v () Suppose a strong narrow band interferer A cosω t is present at the input of the amplifier, its effect on an arbitrary signal tone A cosω t can be studied by looking into the output of the amplifier. If the relative bandwidth is smaller than 5%, the harmonics and nd order IM products fall out of band. Thus only fundamentals and rd order IM products are considered. Fig. illustrates the relative magnitude of the fundamentals and the rd order IM products. A c A 4 ω ω ω ω ω c A + ca + c A A 4 c A + ca + c A A 4 ω A c A 4 Fig. fundamentals and the rd order IM products First, the magnitude of the fundamental at ω is a function of the magnitude of the interferer A. Assuming A >>A, the gain of the fundamental at ω can be approximated as ( c + c A ). Since c is negative in most cases, the gain at ω is reduced (desensitized) with large A. In extreme case, the small signal gain drops to zero and the amplifier is blocked. Second, if the power level of the strong narrow band interferer varies with time, the amplitude of the fundamental at ω is modulated by the amplitude of the interferer. Third, the effect of rd order intermodulation is considered. From Fig., it can be observed that the IM on the interferer side is stronger than the IM on the signal side, with a magnitude ratio of A /A. Considering that the radio emission level of UWB signal is limited to -4 dbm/mhz by FCC regulation, this magnitude ratio can be rather large. Thus the IM on the signal side is negligibly weak and only the IM on the interferer side needs to be considered. Now consider the intermodulation effect of strong narrow band interferer on the whole frequency band. A strong narrow band interferer essentially mirrors the whole spectrum around itself, attenuates the power level by (4c ) /(c ) and adds to the A original spectrum, as shown in Fig.. Thus the power of the interferer is spread into the whole bandwidth through rd order intermodulation and increases the noise floor. ω ω ω ω Fig. Effect of rd IM on UWB signal The above discussion leads to the conclusion that desensitization (blocking), cross modulation and intermodulation are three major mechanisms that the strong narrow band interferer corrupts signal in a wide frequency range. Thus efforts should be made to improve the linearity of the UWB LNA and minimize these effects..4 Limitations of Existing Linearity Improvement Techniques Several techniques have been recently proposed to improve the linearity of LNA. The approach in [6]

Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 7 optimizes the linearity of LNA by biasing the LNA at the optimum biasing point, where the rd order distortion of the amplifier equals zero. This technique suffers from its sensitivity to biasing voltage variation. In addition, its effectiveness is limited at high frequency due to the feedback path formed by the source degenerative inductor. Modified derivative superposition method [7] solves the biasing problem by using two MOSFET biased at different voltage, which produces relatively flat rd order coefficient near the zero crossing. The feedback problem at high frequency is solved by adding an additional source inductor. This method achieves very high IIP ( dbm) in.5µ CMOS. Some other techniques, such as feed forward linearization [8, 9], and active post distortion method [] also demonstrated their effectiveness in LNA linearization. However, these techniques are all narrow band in nature because the achieved high IIP relies on accurate phase match, which is impractical in UWB applications. High Linearity UWB LNA Design. Wideband Linearization Techniques Due to the difficulty in direct application of the existing linearization techniques on UWB LNA, high linearity UWB LNA is rarely reported. The current reported state of art CMOS UWB LNA shows an IIP of around 5 dbm. In this work we propose wideband linearization techniques that are suitable for UWB LNA. In many UWB LNA designs, source follower is used as the output stage. Such implementation provides convenient output impedance match over broad frequency range. However, since the later stage has a more significant effect on linearity, the nonlinearity of the output stage MOSFET can reduce the IIP of the overall LNA significantly. Thus to avoid using active device for output impedance match is very critical in designing high linearity LNA. In applications where output matching is necessary, passive impedance matching network can be used to provide a flat gain over the bandwidth. Careful selection of quality factor of LNA also helps in improving the linearity of the LNA. The quality factor of LNA is defined as Qs =. Since the ω C R signal is amplified by Q s before applied to the gate, high Q s will increase the overall gain but decrease gs s the linearity of the overall LNA. Thus excess gain can be traded for linearity by reducing the quality factor of LNA. The shrinking feature size of CMOS process also has a positive effect on the linearity of the LNA. For short channel devices, high electrical field results in velocity saturation of carriers. Thus the transconductance of the MOSFET approaches a constant value at high biasing voltage, which results in a much more linear behavior than its long channel counterpart. By choosing small channel length and increasing the biasing voltage V gs, the linearity of the LNA can be greatly improved.. Noise Optimization At RF frequency, the thermal noise in the channel is the major source of noise in MOSFET device, the effect of which can be model by two correlated noise current generators at gate and drain. Starting from the classic two port noise model, the optimum source impedance for best noise performance is derived [, ]: δ ( c ) δ Gopt = αωcgs Bopt = ωc gs ( α c ) () 5γ 5γ In equation (), α is a parameter that reflects the degree to which the operation of the device deviates from the long channel regime, which is defined as: g m α () = g d At high biasing voltage which is required for linearity enhancement, the short channel effect becomes more magnificent and α takes smaller value. In order for G opt to remain at the level of 5 Ω, C gs has to be increased by increasing the device width. On the other hand, high biasing voltage results in high current density which mandates that the device width to be reduced in order to keep reasonable power consumption. This problem can be solved by choosing small device width to reduce the drain current and adding a capacitance C t across the gate to maintain simultaneous input and noise match.. LNA Circuit Design Based on the wideband linearization techniques described above, a high linearity UWB LNA was designed in TSMC.8µ CMOS process with a power supply of.8 V. The LNA circuit is shown in Fig. 4. The designed LNA employs common source cascode architecture with inductive source degeneration. A.5 nh source inductor is used to generate a real impedance of 5 Ω at the input

Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 8 without the thermal noise of a real resistor. The gate of the M is biased at a relatively high level of.6 V in order to improve the linearity of the LNA. A shunt capacitor C t is placed across the gate. The purpose of this is two fold: first, the quality factor Q s of the LNA is reduced in favor of linearity; second, it helps to realize simultaneous input and noise match with high bias voltage. The drain current is 6 ma and the total power consumption is 9 mw. RL CL LL The linearity of the designed LNA is evaluated by the IIP value acquired using two tone test. Fig. 7 show the simulated IIP over the frequency range of 7 GHz. For out of band signal, the IIP is rather high, which is the result of the strong attenuation from the matching network. For in band signal, the simulated IIP increases from 6.9 dbm at GHz to.8 dbm at 5 GHz. This is because the quality factor of the LNA is lower at higher frequency. This level of IIP represents a significant improvement compared to current state of art design (IIP <- 5dBm). These results prove the effectiveness of the propose wideband linearization techniques. C L L4 Vout M C4 Vin L C Lg M Ct L C Ls Vbias Fig. 4 High Linearity UWB LNA circuit Third order chebychev bandpass filter is used for wideband impedance match at the input. A Ω resistor R L is placed in parallel with the load inductor L L in order to reduce the quality factor and thus increase the bandwidth. The output impedance match is realized using a nd order Butterworth filter and an impedance inverter. All the passive devices are implemented on chip except source inductance L s, which is implemented using a bond wire..4 Simulation Results The designed UWB LNA is simulated using Cadence SpectreRF simulator. Fig. 5 shows the simulated S and S over the frequency range of 7 GHz. The designed LNA shows excellent input and output impedance match. The S and S remain lower than - db over the 5 GHz frequency range. Fig. 6 shows the noise figure of the LNA is ~6 db in the 5 GHz range. The high V gs of core transistor augments the noise figure slightly. The loss as a result of low Q on chip passive devices in the input matching network contributes the majority part of this noise figure. If the matching network is implemented off chip, the noise figure can be kept lower than.5 db over the 5 GHz range. IIP (dbm) 5 4 Fig. 5 Simulated S and S Fig. 6 Noise figure of the LNA 4 5 6 7 8 Frequency (GHz) Fig. 7 Simulated IIP in 7 GHz The S of the LNA is simulated and plotted as shown in Fig. 8. The maximum power gain of 9. db is achieved at GHz. The power gain decreases with increasing frequency and reaches a minimum of 5 db at 5 GHz. This gain drop is a result of lower impedance of C gs at higher frequency. The loss

Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November -, 6 9 mainly comes from the low Q on chip passive devices. The gain can be improved by 4~5 db if off chip matching network is used. Fig. 8 Power gain of the LNA 4 Conclusion Based on the architecture of the UWB receiver, the needs for high linearity UWB LNA are elaborated. For UWB receivers that employ channelized architecture, the linearity of the LNA largely determines the robustness of the receiver to strong narrowband interferers. Thus efforts should be made to improve the linearity in addition to the noise figure and gain. In the context of the unique spectral characteristics of the UWB signal, major mechanisms that the strong narrow band interferer corrupts UWB signal in a wide frequency range are discussed. Wideband linearization techniques for UWB LNA are proposed. Based on these techniques, a high linearity UWB LNA is designed in TSMC.8µ CMOS process. The simulation results show that the designed LNA exhibits significant IIP improvement compared to other works. This proves the effectiveness of the propose wideband linearization techniques for UWB LNA. References: [] L. Feng and W. Namgoong, Digitizing Ultra- Wideband OFDM Signals with Frequency Channelization, presented at Military Communications Conference, IEEE, 5. [] W. H. Mims, M. A. Temple, R. F. Mills, and B. D. Gronholz, Spectral sensing ultra wideband signals using a down-converting channelized receiver, presented at New Frontiers in Dynamic Spectrum Access Networks, First IEEE International Symposium on, 5. [] W. Namgoong, Channelized digital receivers for impulse radio, presented at Communications, IEEE International Conference on,. [4] W. Namgoong and L. Feng, Digitizing of UWB signals based on frequency channelization, presented at Circuits and Systems, IEEE International Symposium on, 5. [5] S. Hoyos, B. M. Sadler, and G. R. Arce, Broadband multicarrier communication receiver based on analog to digital conversion in the frequency domain, Wireless Communications, IEEE Transactions on, vol. 5, pp. 65-66, 6. [6] V. Aparin, G. Brown, and L. E. Larson, Linearization of CMOS LNA's via optimum gate biasing, in 4 IEEE International Symposium on Circuits and Systems, 4, pp. IV-748-5 Vol.4. [7] V. Aparin and L. E. Larson, Modified derivative superposition method for linearizing FET low noise amplifiers, in 4 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers, 4, pp. 5-8. [8] Y. Ding and R. Harjani, A +8 dbm IIP LNA in.5 μm CMOS, in IEEE International Solid-State Circuits Conference. Digest of Technical Papers,, pp. 6-, 44. [9] M. Lin, Y. Li, and H. Chen, A novel IP boosting technique using feedforward distortion cancellation method for 5 GHz CMOS LNA, in IEEE MTT-S International Microwave Symposium - IMS,, pp. A85-8 vol.. [] N. Kim, V. Aparin, K. Barnett, and C. Persico, A Cellular-Band CDMA.5 um CMOS LNA Linearized using Active Post-Distortion, presented at ESSCIRC, Grenoble, France, 5. [] C.-W. Kim, M.-S. Jung, and S.-G. Lee, Ultrawideband CMOS low noise amplifier, Electronics Letters, vol. 4, pp. 84-85, 5. [] T. H. Lee, The Design of CMOS Radio- Frequency Integrated Circuits, nd ed: Cambridge University Press, 4.