SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

Similar documents
SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description logic diagram (positive logic) logic symbol

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol

description logic symbol

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

description logic diagram (positive logic) logic symbol

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

SN75150 DUAL LINE DRIVER

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

description/ordering information

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SN54ALS240A, SN54AS240A, SN74ALS240A, SN74AS240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

description/ordering information

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description/ordering information

SN75124 TRIPLE LINE RECEIVER

ORDERING INFORMATION PACKAGE

SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

1 to 4 Configurable Clock Buffer for 3D Displays

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN74LV04A-Q1 HEX INVERTER

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD54/74AC283, CD54/74ACT283

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN54CBT16244, SN74CBT BIT FET BUS SWITCHES

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

CD54AC04, CD74AC04 HEX INVERTERS

SN54ALS193A, SN74ALS193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR

description/ordering information

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

description/ordering information

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

CD74AC251, CD74ACT251

description/ordering information

SN54ALS569A, SN74ALS568A, SN74ALS569A SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS

SN54AC04, SN74AC04 HEX INVERTERS

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

description/ordering information

description V CC A CLK RCO MAX/MIN LOAD C B Q B Q A CTEN D/U Q C Q D GND CLK RCO CTEN NC D/U MAX/MIN LOAD GND C A

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

description/ordering information

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

description/ordering information

SN54ALS374A, SN54AS374, SN74ALS374A, SN74AS374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

description/ordering information

CD54AC163, CD74AC163 4-BIT SYNCHRONOUS BINARY COUNTERS

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

description/ordering information

CD54HC4015, CD74HC4015

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54ALS373A, SN54AS373, SN74ALS373A, SN74AS373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

FUNCTION TABLE (each latch) INPUTS OUTPUT OE CLR LE D Q L L X X L L H H L L L H L X Q0 H X X X Z POST OFFICE BOX DALLAS, TEXAS 75265

Transcription:

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs description The ALS138A and AS138 are 3-line to 8-line decoders/demultiplexers designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance systems, these devices can be used to minimize the effects of system decoding. When employed with high-speed memories with a fast enable circuit, the delay times of the decoder and the enable time of the memory are usually less than the typical access time of the memory. The effective system delay introduced by the Schottky-clamped system decoder is negligible. The conditions at the binary-select (A, B, and C) inputs and the three enable (G1, G2A, and G2B) inputs select one of eight output lines. Two active-low and one active-high enable inputs SDAS055E APRIL 1982 REVISED JULY 1996 SN54ALS138A, SN54AS138...J PACKAGE SN74ALS138A, SN74AS138...D OR N PACKAGE (TOP VIEW) SN54ALS138A, SN54AS138... FK PACKAGE (TOP VIEW) 3 4 2 1 20 19 18 5 6 7 17 16 15 8 14 9 10 11 12 13 reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications. The SN54ALS138A and SN54AS138 are characterized for operation over the full military temperature range of 55 C to 125 C. The SN74ALS138A and SN74AS138 are characterized for operation from 0 C to 70 C. C G2A NC G2B G1 A B C G2A G2B G1 Y7 GND 1 2 3 4 5 6 7 8 B A NC V CC Y7 GND NC 16 15 14 13 12 11 10 9 Y6 Y5 Y0 V CC Y0 Y1 Y2 Y3 Y4 Y5 Y6 NC No internal connection Y1 Y2 NC Y3 Y4 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1996, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SDAS055E APRIL 1982 REVISED JULY 1996 FUNCTION TABLE INPUTS ENABLE SELECT OUTPUTS G1 G2A G2B C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 X H X X X X H H H H H H H H X X H X X X H H H H H H H H L X X X X X H H H H H H H H H L L L L L L H H H H H H H H L L L L H H L H H H H H H H L L L H L H H L H H H H H H L L L H H H H H L H H H H H L L H L L H H H H L H H H H L L H L H H H H H H L H H H L L H H L H H H H H H L H H L L H H H H H H H H H H L logic symbols (alternatives) A B C G1 G2A G2B 1 2 3 6 4 5 1 2 4 & BIN/OCT EN 0 1 2 3 4 5 6 7 15 14 13 12 11 10 9 7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 A B C G1 G2A G2B 1 2 3 6 4 5 0 2 & DMUX G 7 0 0 1 2 3 4 5 6 7 15 14 13 12 11 10 9 7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SDAS055E APRIL 1982 REVISED JULY 1996 logic diagram (positive logic) A 1 15 14 Y0 Y1 Select Inputs B C 2 3 13 12 11 Y2 Y3 Y4 Data Outputs 10 Y5 Enable Inputs G2A G2B G1 4 5 6 9 7 Y6 Y7 Pin numbers shown are for the D, J, and N packages. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SDAS055E APRIL 1982 REVISED JULY 1996 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC....................................................................... 7 V Input voltage, V I........................................................................... 7 V Operating free-air temperature range, T A : SN54ALS138A........................... 55 C to 125 C SN74ALS138A............................... 0 C to 70 C Storage temperature range, T stg.................................................. 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SN54ALS138A SN74ALS138A UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.7 0.8 V IOH High-level output current 0.4 0.4 ma IOL Low-level output current 4 8 ma TA Operating free-air temperature 55 125 0 70 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN54ALS138A SN74ALS138A MIN TYP MAX MIN TYP MAX VIK VCC = 4.5 V, II = 18 ma 1.5 1.5 V VOH VCC = 4.5 V, IOH = 0.4 ma VCC 2 VCC 2 V VOL VCC =45V 4.5 IOL = 4 ma 0.25 0.4 0.25 0.4 IOL = 8 ma 0.35 0.5 II VCC = 5.5 V, VI = 7 V 0.1 0.1 ma IIH VCC = 5.5 V, VI = 2.7 V 20 20 µa IIL VCC = 5.5 V, VI = 0.4 V 0.1 0.1 ma IO VCC = 5.5 V, VO = 2.25 V 20 112 30 112 ma ICC VCC = 5.5 V 5 10 5 10 ma All typical values are at VCC = 5 V, TA = 25 C. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure 1) UNIT V PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pf, RL = 500 Ω, TA = MIN to MAX SN54ALS138A SN74ALS138A MIN MAX MIN MAX tplh 2 28 5 22 A, B, C Any Y tphl 6 22 6 18 tplh 2 22 3 17 GorG G Any Y tphl 4 21 4 17 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. UNIT ns ns 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SDAS055E APRIL 1982 REVISED JULY 1996 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC....................................................................... 7 V Input voltage, V I........................................................................... 7 V Operating free-air temperature range, T A : SN54AS138.............................. 55 C to 125 C SN74AS138.................................. 0 C to 70 C Storage temperature range, T stg.................................................. 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SN54AS138 SN74AS138 UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.8 0.8 V IOH High-level output current 2 2 ma IOL Low-level output current 20 20 ma TA Operating free-air temperature 55 125 0 70 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN54AS138 SN74AS138 MIN TYP MAX MIN TYP MAX VIK VCC = 4.5 V, II = 18 ma 1.2 1.2 V VOH VCC = 4.5 V to 5.5 V, IOH = 2 ma VCC 2 VCC 2 V VOL VCC = 4.5 V, IOL = 20 ma 0.35 0.5 0.35 0.5 V II VCC = 5.5 V, VI = 7 V 0.1 0.1 ma IIH VCC = 5.5 V, VI = 2.7 V 20 20 µa IIL VCC = 5.5 V, VI = 0.4 V 0.5 0.5 ma IO VCC = 5.5 V, VO = 2.25 V 30 112 30 112 ma ICCH VCC = 5.5 V 12 17.5 12 17.5 ma ICCL VCC = 5.5 V 14 20 14 20 ma All typical values are at VCC = 5 V, TA = 25 C. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. UNIT POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SDAS055E APRIL 1982 REVISED JULY 1996 switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pf, RL = 500 Ω, TA = MIN to MAX SN54AS138 SN74AS138 MIN MAX MIN MAX tplh 2 11 2 10 A, B, C Any Y tphl 2 11 2 9.5 tplh 2 11.5 2 10 G1 Any Y tphl 2 11 2 10 tplh 2 9 2 7.5 G2 Any Y tphl 2 10 2 8.5 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. UNIT ns ns ns 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS SDAS055E APRIL 1982 REVISED JULY 1996 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES VCC 7 V RL = R1 = R2 S1 RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R1 R2 Test Point LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR 3-STATE OUTPUTS Timing Input 1.3 V 3.5 V 0.3 V High-Level Pulse 1.3 V 1.3 V 3.5 V 0.3 V Data Input tsu 1.3 V th 1.3 V 3.5 V 0.3 V Low-Level Pulse tw 1.3 V 1.3 V 3.5 V 0.3 V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VOLTAGE WAVEFORMS PULSE DURATIONS Output Control (low-level enabling) Waveform 1 S1 Closed (see Note B) tpzl 1.3 V 1.3 V tphz 1.3 V tplz 3.5 V 0.3 V 3.5 V VOL 0.3 V tpzh Waveform 2 VOH S1 Open 1.3 V 0.3 V (see Note B) 0 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS Input In-Phase Output Out-of-Phase Output (see Note C) tplh tphl 1.3 V 1.3 V 1.3 V tphl 3.5 V 0.3 V VOH 1.3 V VOL tplh VOH 1.3 V 1.3 V VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement. Figure 1. Load Circuits and Voltage Waveforms POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) 5962-86866012A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-86866012A SNJ54ALS 138AFK Device Marking 5962-8686601FA ACTIVE CFP W 16 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8686601FA SNJ54ALS138AW JM38510/37701B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 JM38510/ 37701B2A JM38510/37701BEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/ 37701BEA M38510/37701B2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 JM38510/ 37701B2A M38510/37701BEA ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 JM38510/ 37701BEA SN54ALS138AJ ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SN54ALS138AJ (4/5) Samples SN54AS138J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SN54AS138J SN74ALS138AD ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) SN74ALS138ADE4 ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) SN74ALS138ADG4 ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) SN74ALS138ADR ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) SN74ALS138ADRG4 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) SN74ALS138AN ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) SN74ALS138ANSR ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) SN74AS138D ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS138A CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS138A CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS138A CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS138A CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS138A CU NIPDAU N / A for Pkg Type 0 to 70 SN74ALS138AN CU NIPDAU Level-1-260C-UNLIM 0 to 70 ALS138A CU NIPDAU Level-1-260C-UNLIM 0 to 70 AS138 Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN74AS138N ACTIVE PDIP N 16 25 Green (RoHS & no Sb/Br) SN74AS138NSR ACTIVE SO NS 16 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) CU NIPDAU N / A for Pkg Type 0 to 70 SN74AS138N CU NIPDAU Level-1-260C-UNLIM 0 to 70 74AS138 SNJ54ALS138AFK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 5962-86866012A SNJ54ALS 138AFK Device Marking SNJ54ALS138AJ ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SNJ54ALS138AJ (4/5) Samples SNJ54ALS138AW ACTIVE CFP W 16 1 TBD A42 N / A for Pkg Type -55 to 125 5962-8686601FA SNJ54ALS138AW SNJ54AS138FK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 SNJ54AS 138FK SNJ54AS138J ACTIVE CDIP J 16 1 TBD A42 N / A for Pkg Type -55 to 125 SNJ54AS138J (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 2

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 : Catalog: SN74ALS138A, SN74AS138 Military: SN54ALS138A, SN54AS138 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page 3

PACKAGE MATERIALS INFORMATION www.ti.com 18-Aug-2014 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74ALS138ADR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 SN74AS138NSR SO NS 16 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 18-Aug-2014 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74ALS138ADR SOIC D 16 2500 333.2 345.9 28.6 SN74AS138NSR SO NS 16 2000 367.0 367.0 38.0 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2018, Texas Instruments Incorporated