Real-time Self Compensating AC/DC Digitally Controlled Power Supply

Similar documents
Discussion #7 Example Problem This problem illustrates how Fourier series are helpful tools for analyzing electronic circuits. Often in electronic

Utilizing a Digital PWM Controller to Monitor the Health of a Power Supply

where and are polynomials with real coefficients and of degrees m and n, respectively. Assume that and have no zero on axis.

ECEN326: Electronic Circuits Fall 2017

Sinusoidal Oscillators

Chapter 9 Cascode Stages and Current Mirrors

Analysis and Design of a 1MHz LLC Resonant Converter with Coreless Transformer Driver

THE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunications

Antenna fundamentals: With answers to questions and problems (See also Chapter 9 in the textbook.)

Exercise 1 (MC Question)

ISSN: [Reddy & Rao* et al., 5(12): December, 2016] Impact Factor: 4.116

N2-1. The Voltage Source. V = ε ri. The Current Source

AMERICAN NATIONAL STANDARD

Optic Cable Tracking and Positioning Method Based on Distributed Optical Fiber Vibration Sensing

S11 PHY114 Problem Set 8

Discrepancies Between Euclidean and Spherical Trigonometry. David Eigen

PowerAmp Design. PowerAmp Design PAD39 POWER OPERATIONAL AMPLIFIER

NICKEL RELEASE REGULATIONS, EN 1811:2011 WHAT S NEW?

Investigation. Name: a About how long would the threaded rod need to be if the jack is to be stored with

Development of Corona Ozonizer Using High Voltage Controlling of Produce Ozone Gas for Cleaning in Cage

Channel Modelling ETIM10. Fading Statistical description of the wireless channel

An Efficient Control Approach for DC-DC Buck-Boost Converter

GRADE 6 FLORIDA. Division WORKSHEETS

ONE-WAY RADAR EQUATION / RF PROPAGATION

Signal Extraction Technology

The Periodic Ambiguity Function Its Validity and Value

Demosaicking using Adaptive Bilateral Filters

High Precision, 2.5 V IC Reference AD580

Fast Response I/O IC610MDL115

Near-field emission prediction of CESAME

Sliding Mode Control for Half-Wave Zero Current Switching Quasi-Resonant Buck Converter

PowerAmp Design. PowerAmp Design PAD138 COMPACT HIGH VOLATGE OP AMP

IAS 2.4. Year 12 Mathematics. Contents. Trigonometric Relationships. ulake Ltd. Robert Lakeland & Carl Nugent

APPLICATION NOTE. Introduction. Principles of Data Acquisition and Conversion. Basic Data Distribution Systems. AN002 Rev.0.

Figure Geometry for Computing the Antenna Parameters.

Gas Tube Arresters. Certifications, Device Selection Purpose, Operation, Installation Part Number Construction, Part Marking. General Information

Case Study Osc2: Case Study: Osc2. Design of a C-Band VCO. Outline. Reflection oscillator

Assignment 0/0 2 /0 8 /0 16 Version: 3.2a Last Updated: 9/20/ :29 PM Binary Ones Comp Twos Comp

Minimizing Ringing and Crosstalk

Controller Design of Discrete Systems by Order Reduction Technique Employing Differential Evolution Optimization Algorithm

Proposal of Circuit Breaker Type Disconnector for Surge Protective Device

1 Trigonometric Functions

Performance Investigation of Shunt Active Power Filter Using Hysteresis Current Control Method

A New Buck-Boost DC/DC Converter of High Efficiency by Soft Switching Technique

Statement of Works Data Template Version: 4.0 Date:

4 Trigonometric and Inverse Trigonometric Functions

Synopsis of Technical Report: Designing and Specifying Aspheres for Manufacturability By Jay Kumler

VTU NOTES QUESTION PAPERS NEWS VTU RESULTS FORUM BOOKSPAR ANDROID APP UNIT-4

AUTO-TUNED MINIMUM-DEVIATION DIGITAL CONTROLLER FOR LLC RESONANT CONVERTERS

A Novel Resonant LLC Soft-Switching Inverting-Buck Converter

IMPROVEMENT OF METROLOGICAL CHARACTERISTICS OF PORTABLE IMPEDANCE ANALYZERS ABSTRACT

A Lifting Algorithm for Output-only Continuous Scan Laser Doppler Vibrometry

Available online at ScienceDirect. Procedia Engineering 100 (2015 )

Design of an LLC Resonant Converter Using Genetic Algorithm

School of Electrical and Computer Engineering, Cornell University. ECE 303: Electromagnetic Fields and Waves. Fall 2007

Hall effect sensors integrated in standard technology and optimized with on-chip circuitry

FreeSpace ZA 2120-HZA Zone Amplifier

PowerAmp Design. PowerAmp Design PAD188 COMPACT HIGH VOLATGE OP AMP

Audio Engineering Society. Convention Paper. Presented at the 120th Convention 2006 May Paris, France

A BROADBAND SPECTROSCOPIC SENSOR PROBE

UNCERTAINTY ESTIMATION OF SIZE-OF-SOURCE EFFECT MEASUREMENT FOR 650 NM RADIATION THERMOMETERS

Analysis and Implementation of LLC Burst Mode for Light Load Efficiency Improvement

Surface Areas of Cylinders ACTIVITY: Finding Surface Area. ACTIVITY: Finding Area. How can you find the surface area of. a cylinder?

Demonstration. Agenda

Digital Simulation of FM-ZCS-Quasi Resonant Converter Fed DD Servo Drive Using Matlab Simulink

5.2 Trigonometric Ratios of Any Angle

ECE 6640 Digital Communications

Diode Charge Pump AM-FM Demodulators

Closed Loop Controlled LLC Half Bridge Isolated Series Resonant Converter

ScienceDirect. Simplified Generation of Electromagnetic Field within EMC Immunity Test Area

1 Performance and Cost

Heuristic Algorithm for Location-Allocation Problem Based on Wavelet Analysis in Integrated Logistics Distribution

IEEE Broadband Wireless Access Working Group < Modifications to the Feedback Methodologies in UL Sounding

Experimental Investigation of Influence on Non-destructive Testing by Form of Eddy Current Sensor Probe

DESIGN OF PRINTED DIPOLE ANTENNA AND ITS APPLICATIONS IN UMTS MOBILE COMMUNICATION NETWORKS

Realistic Simulation of a Wireless Signal Propagation in an Urban Environment

Diagnosis method of radiated emission from battery management system for electric vehicle

Cavity Field Control - Cavity Theory. LLRF Lecture Part3.1 S. Simrock, Z. Geng DESY, Hamburg, Germany

a All About Coffee - Dots Quilt b

SERVO CONTROL OF RF CAVITIES UNDER BEAM LOADING

Determination of The Winding Inductances Of A Two-Phase Machine.

Design of A Circularly Polarized E-shaped Patch Antenna with Enhanced Bandwidth for 2.4 GHz WLAN Applications

cos s Presentation Layout HIGH ACCURACY REAL-TIME DAM MONITORING USING LOW COST GPS EQUIPMENT

Multi-Channel Power Amplifi ers

Design and Implementation of 4 - QAM VLSI Architecture for OFDM Communication

Another Compensator Design Example

LAAS/GBAS Ground Reference Antenna With Enhanced Mitigation of Ground Multipath

8-Bit Octal, 4-Quadrant Multiplying, CMOS TrimDAC AD8842

Analysis, Design, and Performance Evaluation of Asymmetrical Half-Bridge Flyback Converter for Universal-Line-Voltage-Range Applications

Lab 4 Digital Scope and Spectrum Analyzer

CHAPTER 4 STABILITY ANALYSIS OF INDUCTION GENERATORS USING STATCOM

Week 5. Lecture Quiz 1. Forces of Friction, cont. Forces of Friction. Forces of Friction, final. Static Friction

(2) The resonant inductor current i Lr can be defined as, II. PROPOSED CONVERTER

Microwave Finite Element Modeling Applications to Coupled Electromagnetic-Thermal Problems and Characterization of Dielectric Materials

New Techniques for Testing Power Factor Correction Circuits

SPT Bit, 40 MSPS, 160mW A/D Converter

WIRELESS SENSORS EMBEDDED IN CONCRETE

Analysis of the optimized low-nonlinearity lateral effect sensing detector

ECE 6640 Digital Communications

Control Limits of Three-Phase AC Voltage Controller under Induction Motor Load A. I. Alolah Ali M. Eltamaly R. M. Hamouda

Transcription:

Real-time Self Compensating AC/DC Digitally Contolled Powe Supply Dave Feeman, Mak Hagen Texas Instuments Digital Powe Goup

Digital Contol Poblem: Detemining optimal loop compensation given uncetainties of: line, load and tempeatue vaiation component toleance, paasitics step esponse Solution: Utilize the pocessing powe of a digital contolle to measue the tansfe function of the loop and fom this measuement make adjustments to the digital compensation coefficients. Sep06

Tansfe Function Measuement To pefom Tansfe Function Analysis (TFA) we need to: Geneate a sinewave excitation signal Inject that signal at a summing junction Captue the esponse of the system to the excitation Fom this esponse, calculate the open loop gain Fom the open loop gain detemine key pefomance metics of bandwidth, gain magin and phase magin. Fo a digitally contolled system the logical location to make the measuement is just befoe o just afte the digital compensato. Sep06 3

Measuement Locations Sep06 PWM u c u' G(s) powe stage digital contolle d d H(z) digital compensato x Inject a sinewave at d o d Measue esponse at node e, x, c o u Solve fo y' e ADC y - Given the following basic system equations: y = Gu u = c + d c = Hx x = e + d e = y The closed loop esponse fo each node is y = + d H H u = + d H H c = + d x = + d e = d G + d + d d G d G d 4

Gain calc's fo vaious nodes Tansfe gains at each node: inject at d d measue at y u c x e H H G G G Calculation of open loop gain G(f)H(f) fom measuements at each node: inject at d d y Y D Y Hy d Hy measue at u c x e Hd Hd d e u c x d + e d c Hx He u d + c d + Hx d + He Sep06 Note that the fomula fo calculating open loop gain contains the compensato gain H(f) if the system is excited befoe the compensato and measued afte, o vice-a-vesa. This is not a big poblem since a digital compensato is completely deteministic and its fequency esponse can be calculated as: z = exp( jπf T ) = cos( πf T ) + j sin( πf T ) H ( f ) meas meas b0z + bz + b = z + a z + a s meas s meas (fo a nd ode compensato) s 5

Sinewave Geneation Sep06 Use table look-up technique TI digital contolles, including the UCD950, have a build-in sinewave table in ROM. Fo each sample step though the table with a step F size defined as meas step = N table sampleate then tableindex = tableindex + step When the end of the table is eached, wap to the beginning of the table by subtacting the table length fom the index. By maintaining the factional pat of the table index and ounding to detemine the table enty, vey high fequency esolution can be obtained. F 6

Sep06 Response Measuement The definition of a Discete Fouie Tansfom (DFT) is: K = N ( vn ) n= 0 N n= 0 jπnk / N k cos π N This says that we can calculate the eal and imaginay magnitude of the kth hamonic of a signal by multiplying that signal by a sine and cosine sequence and summing. Since we've aleady geneated a sinewave to inject into the loop as the excitation signal, the esponse measuement is simply: ucossum += u*bcos; k v usinsum -= u*bsin; n e n k j sin π N n // Accumulate cosine // sum fo measuement node u // Accumulate sine // sum fo measuement node u (Note that the cosine sequence is easily geneated by adding an offset to the sine table index of /4 the table length.) 7

Example Calculation of G(f)H( )H(f) Inject at d, measue at c Inject at d, measue at e u' G(s) powe stage y' u' G(s) powe stage y' PWM u c digital contolle H(z) digital compensato e ADC y - PWM u digital contolle H(z) digital compensato x e ADC y - d cos z - cossum cossum z - d cos d sin z - sinsum sinsum z - d sin Sep06 Retun cossum and sinsum fo each injected excitation fequency. Calculate open loop gain as follows: c ( cossum + j sinsum) = = d + c N / D + cossum + j sinsum ( ) cos ( D c + C + C ) i jdci = D + DC + C + Ci Whee D cos is the base to peak amplitude of the excitation and N is the # samples. e = = d + e = ( cossum + j sinsum) ( N / ) D + cossum + j ( D E + E + E ) D + D E cos jd Ei + E + E i Then plot magnitude and phase of G(f)H(f) to detemine phase magin and bandwidth i sinsum 8

Pactical TFA measuements Sep06 Windowing The definition fo the DFT poduces the esponse just at hamonic fequencies. These fequencies poduce an intege numbe of cycles in the measuement inteval. At othe fequencies you need to do something to educe "leakage". Settling. Window the measuement data. A aised cosine o tiangle window ae popula options.. Modify the measuement inteval so that an intege numbe of cycles ae measued. (What we implemented.) We want just the foced esponse, so the contolle needs to wait some numbe of samples fo the natual esponse to decay. 9

TFA Physical Implementation Fully Digitally contolled Telecom Rectifie 48V-000W output, 85V-60V 50/60 Hz input Inteleaved Boost PFC stage Phase shifted full-bidge DC/DC stage Sep06 0

Rectifie Schematic Sep06 Digital Contolle Implements 3 loops (PFC cuent, PFC voltage and DC/DC voltage), plus cuent shaing between PFC phases. Sequencing, Soft stat/stop and OC/OV/UV. Manages seial inteface and pefoms TFA.

Self-Measued Bode Plots Sep06 PC pogam issues seial bus commands to measue esponse at a given fequency. command defines fequency amplitude numbe of samples to delay numbe of samples to measue contolle etuns cosine and sine coefficients fo that fequency Repeated fom stat to stop fequencies to poduce Bode plot fo each loop Calculate plant tansfe function and use this to exploe effect of changes in compensation.

TFA (Bode) Design Tool Select contol loop Select which pat of the loop to display BW gain magin phase magin Tansfe Function Analysis (measue Bode) Digital coefficients magnitude plot Update coefficients based on PID gains Update coefficients based on analog poles & zeos phase plot Status Sep06 3

Self-Compensation Recall fom sheet 8 that c DC + C + Ci = = d + c D + D C + C + C then phase mag ( ) ( ) i i D + DC + C + Ci = = atan DC C D + C = DC + C D i + C C i + D C + C i + C j + C Reaanging the equation fo magnitude, at the zeo db coss-ove fequency mag D + = ( + ) = 0 DC C Ci mag i Inject excitation signal at desied system BW fequency. Use adapteo = (D cos + C 4/N) to locate the zeo db coss-ove. Adjust compensato gain (numeato coefficients) to zeo adapteo. Calculate phase magin to check system stability. D C nomalized magnitude 3 0 - - sinsum/n cossum/n -3 0 3 0 4 feq 0 5 openloop gain adapteo Sep06 4

Summay Sep06 Digital Powe enables sophisticated chaacteization of each contolled powe stage in situ (in place) Thus enabling (in ode of complexity) No-test-equipment-equied measuement duing poduct development Simplified manufactuing test Auto tuning/customization duing manufactuing Auto tuning and customization in the end-equipment application Account fo aging, changes to the end use system. Digital contol enables multiple compensation settings: standby, low-powe, full load, etc. Each optimized in situ. 5