Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Similar documents
MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

4.5 Biasing in MOS Amplifier Circuits

Laboratory #5 BJT Basics and MOSFET Basics

Chapter 6: Field-Effect Transistors

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

UNIT 3: FIELD EFFECT TRANSISTORS

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Field Effect Transistors

I E I C since I B is very small

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

8. Characteristics of Field Effect Transistor (MOSFET)

Prof. Paolo Colantonio a.a

FET(Field Effect Transistor)

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

INTRODUCTION: Basic operating principle of a MOSFET:

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

4.1 Device Structure and Physical Operation

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Chapter 5: Field Effect Transistors

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

Design cycle for MEMS

Field Effect Transistors

ECE315 / ECE515 Lecture 9 Date:

Solid State Devices- Part- II. Module- IV

Three Terminal Devices

EE70 - Intro. Electronics

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

BJT Amplifier. Superposition principle (linear amplifier)

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Chapter 4 Single-stage MOS amplifiers

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Microelectronics Circuit Analysis and Design

Chapter 6: Field-Effect Transistors

INTRODUCTION TO ELECTRONICS EHB 222E

Field Effect Transistor (FET) FET 1-1

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE 340 Lecture 40 : MOSFET I

MOSFET & IC Basics - GATE Problems (Part - I)

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

Chapter 8. Field Effect Transistor

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

EE105 Fall 2015 Microelectronic Devices and Circuits

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

IFB270 Advanced Electronic Circuits

MOS Field-Effect Transistors (MOSFETs)

ECEN325: Electronics Summer 2018

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

PESIT Bangalore South Campus

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

MOS Capacitance and Introduction to MOSFETs

Field Effect Transistors (FET s) University of Connecticut 136

MODULE-2: Field Effect Transistors (FET)

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

The Common Source JFET Amplifier

Laboratory #9 MOSFET Biasing and Current Mirror

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Analogue Electronics

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages

97.398*, Physical Electronics, Lecture 21. MOSFET Operation

6. Field-Effect Transistor

EE301 Electronics I , Fall

Lecture Integrated circuits era

Field-Effect Transistor

Microelectronics Circuit Analysis and Design

Design and Analysis of Two-Stage Amplifier

Field Effect Transistors (npn)

Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

EDC UNIT IV- Transistor and FET JFET Characteristics EDC Lesson 4- ", Raj Kamal, 1

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Solid State Device Fundamentals

C H A P T E R 5. Amplifier Design

Lecture 19 - Transistor Amplifiers (I) Common-Source Amplifier. April 24, 2001

Lecture - 18 Transistors

Unit III FET and its Applications. 2 Marks Questions and Answers

Figure 1: JFET common-source amplifier. A v = V ds V gs

Experiment 5 Single-Stage MOS Amplifiers

Course Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)

Electronic Circuits II - Revision

Transcription:

Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1

MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2

MOSFET Operation n-channel MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 3

MOSFET Operation Step 1: Apply Gate Voltage SiO 2 Insulator (Glass) Source Gate 5 volts Drain holes N N electrons P electrons to be transmitted Step 2: Excess electrons surface in channel, holes are repelled. Step 3: Channel becomes saturated with electrons. Electrons in source are able to flow across channel to Drain. Slide 4

MOSFET Slide 5

MOSFET Operation MOSFET is operating as a linear resistance device whose value is controlled by v gs infinite resistance at v gs v t The induced channel will be enhanced after gate voltage becomes more than the threshold voltage, hence the name enhanced type MOSFET Slide 6

MOSFET Operation When V DS is increased by keeping V GS constant > V t V DS appears as a voltage drop across the length of the channel. i.e when we traverse from the Source to Drain, the voltage drop increases from 0 to v DS Slide 7

MOSFET Operation Thus the voltage between gate and points along the channel decreases from v GS at the source and v GS -v DS at the drain end. Due to this channel depth is no longer uniform, being deepest at the source and shallowest at the drain end Slide 8

MOSFET Operation As the v DS is increased, the channel becomes more tapered and its resistance increases correspondingly. Thus i D ---v DS curve is not a straight line Slide 9

MOSFET Operation When the v DS is increased to a value such that, the voltage between the Gate and channel is reduced to V t (v DS = v GS - v t ) At this moment, the channel width at the drain end almost zero and the channel is said to be pinched off Increasing v DS beyond this value has no effect on the channel shape and current through the channel remains constant. (at v DS = v GS - v t ) Slide 10

MOSFET Operation Drain current saturates and MOSFET is said to be in the saturation region. v DS at which saturation occurs is denoted by v DSsat =v GS -v t The Device operates in a saturation region if v DS > v DSsat Slide 11

i D and v DS relationship i i D D k ' n 1 2 W L k ' n W L v GS V v v triode region 2 v V Saturation region GS t t DS 1 2 2 DS Where W= channel width, L = Channel length ' k n =Process transconductance parameter (Determines the value of MOSFET transconductance.) Slide 12

i D vs v DS characteristics Slide 13

NMOS Symbol Slide 14

Equivalent Circuit Slide 15

MOSFET as an Amplifier Slide 16

MOSFET as an Amplifier Slide 17

Biasing of MOSFET Two Supplies Method Slide 18

Biasing of MOSFET Voltage Divider Bias Method I D 1 nc 2 ox W L V V 2 GS t V G V GS I D R S Slide 19

Numerical based on Biasing It is required to design a circuit to establish a dc drain current ID = 0.5 ma. The MOSFET is specified to have Vt ' 2 = 1V and kn W / L 1mA / V. Use VDD = 15. calculate the percentage change in the value of ID obtained with the MOSFET threshold voltage Vt = 1.5 V Slide 20

Biasing Using Drain to Gate Feedback Biasing the MOSFET using a large drainto-gate feedback resistance, R G. V GS V DS V DD R D I D V DD V GS I D R D Slide 21