Measurement and Modeling of CMOS Devices in Short Millimeter Wave. Minoru Fujishima

Similar documents
Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Low Noise Amplifier Design

A 2.4GHz Cascode CMOS Low Noise Amplifier

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

A 19-GHz Broadband Amplifier Using a g m -Boosted Cascode in 0.18-μm CMOS

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

A GSM Band Low-Power LNA 1. LNA Schematic

Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

CHAPTER 1 INTRODUCTION

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Passive Device Characterization for 60-GHz CMOS Power Amplifiers

C H A P T E R 5. Amplifier Design

Chapter 2 CMOS at Millimeter Wave Frequencies

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval. Bordeaux, France. 12/15-16, 2011 Lauzanne, Switzerland

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

ECE 546 Lecture 12 Integrated Circuits

Test Structures for Millimeter- Wave CMOS Circuit Design

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

Layout-based Modeling Methodology for Millimeter-Wave MOSFETs

ABabcdfghiejklStanford University

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

A 1.1V 150GHz Amplifier with 8dB Gain and +6dBm Saturated Output Power in Standard Digital 65nm CMOS Using Dummy-Prefilled Microstrip Lines

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

Design and Simulation of Low Voltage Operational Amplifier

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues

A CMOS Low-Voltage, High-Gain Op-Amp

Lecture 21: Voltage/Current Buffer Freq Response

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Design, Analysis and Measurement Results of a Fully- Integrated Low-Power LNA Presenting Faults

Low-Noise Amplifiers

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

International Journal of Pure and Applied Mathematics

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

DESIGN OF ZIGBEE RF FRONT END IC IN 2.4 GHz ISM BAND

Product Datasheet Revision: April Applications

Methodology for Simultaneous Noise and Impedance Matching in W-band LNAs

Design and power optimization of CMOS RF blocks operating in the moderate inversion region

Ultra Wideband Amplifier Senior Project Proposal

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications

Low Noise Amplifier Design Methodology Summary By Ambarish Roy, Skyworks Solutions, Inc.

Challenges in Designing CMOS Wireless System-on-a-chip

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

4-Bit Ka Band SiGe BiCMOS Digital Step Attenuator

Education on CMOS RF Circuit Reliability

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Design and Implementation of Power Efficient RF-Frontends for Short Range Radio Systems

High-speed Serial Interface

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI

SiGe CMOS DIFFERENTIAL LOW NOISE AMPLIFIER 100MHz - 300MHz

8. Combinational MOS Logic Circuits

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

65-nm CMOS, W-band Receivers for Imaging Applications

GHz Ultra-wideband Amplifier

Capacitive-Division Traveling-Wave Amplifier with 340 GHz Gain-Bandwidth Product

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

57-65GHz CMOS Power Amplifier Using Transformer-Coupling and Artificial Dielectric for Compact Design

CMOS 2.4GHZ ZIGBEE/ISM TRANSMIT/RECEIVE RFeIC

Design of Low Power Linear Multi-band CMOS Gm-C Filter

A Novel Low Power Profile for Mixed-Signal Design of SARADC

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

E3 237 Integrated Circuits for Wireless Communication

EE105 Fall 2015 Microelectronic Devices and Circuits

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

Millimeter-Wave Amplifiers for E- and V-band Wireless Backhaul Erik Öjefors Sivers IMA AB

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye

10 Gb/s Radiation-Hard VCSEL Array Driver

Design of High-Speed Op-Amps for Signal Processing

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

2.Circuits Design 2.1 Proposed balun LNA topology

SOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt

Matched N-Channel JFET Pairs

Chapter 8 Differential and Multistage Amplifiers

CMOS 2.4GHZ TRANSMIT/RECEIVE WLAN RFeIC

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

Transcription:

Measurement and Modeling of CMOS Devices in Short Millimeter Wave Minoru Fujishima

Our position We are circuit designers. Our final target is not device modeling, but chip demonstration. Provided device model, if any, is acceptable for us. Our approach may not be academic nor deeply considered from physical insight, but pragmatic for our target. Today s presentation is our requisite device modeling in short-millimeter-wave region. From the next slide, our position for designing millimeter-wave CMOS circuit will be explained. 2012/9/21 MOS-AK 2

2012/9/21 MOS-AK 3 Chip Development Process Goal of modeling experts Device Circuit System Measurement Our goal

2012/9/21 MOS-AK 4 General Analog/RF Designers Starting point of circuit designer Designers assume it is device engineers duty Device Circuit System Measurement

2012/9/21 MOS-AK 5 For Millimeter-Wave Designers Customization for millimeter-wave region (DC model is provided from foundry.) Device Circuit System Measurement We have to complete every layers.

2012/9/21 MOS-AK 6 Millimeter-Wave Design Device Circuit System Measurement

2012/9/21 MOS-AK 7 Bond-Based Design Use Device Tiles MOSFET Transmission Line Pad etc. Interface for tiles Transmission Line No Parasitic Wire Connect No LPE is required

2012/9/21 MOS-AK 8 Millimeter-Wave Design Device Circuit System Measurement

2012/9/21 MOS-AK 9 Accurate Probing TL4 TL6 THRU By utilizing scotch tape marker, probing positions are well controlled.

2011/12/9 IEEE SSCS DL seminar 10 Millimeter-Wave Design Device Circuit System Measurement will be explained later

2012/9/21 MOS-AK 11 Millimeter-Wave Design Device Circuit System Measurement

Wideband 140GHz CMOS Amp. 63µ 17µ 72fF L/W of MOSFET = 65nm / 22.6µm Transmission line unit : m 112µ 41µ M2 56µ M3 56µ M4 27µ M5 60µ M6 26µ M7 410µ 126µ 21µ M1 126µ 17µ 23µ 42µ 40µ 26µ 23µ 27µ 17µ 27µ 60µ 174µ Input Output 2012/9/21 MOS-AK 12

Measurement Results Freq. [GHz] 0.1dB-BW [GHz] 3dB-BW [GHz] Gain [db] Group Delay [ps] 20 10 0-10 -20 Peak Gain [db] Gain [db] 50 40 30 20 10 0 100 120 140 160 180 Frequency [GHz] GD @3dB-BW [ps] 10.0 9.9 9.8 9.7 P DC [mw] 12GHz Technology [nm] 136.1 12 27.6 9.9 46.2±13.1 57.1 65 Specification Summary Frequency Characteristics 0.1dB 130 134 138 142 146 Frequency [GHz] 2012/9/21 MOS-AK 13

2012/9/21 MOS-AK 14 Millimeter-Wave Design Device Circuit System Measurement

2012/9/21 MOS-AK 15 135GHzCMOS Wireless TRx Chips Set RFin BBout LNA DET Limiting Amp. Buf. TX PA-free Tx RX Fabricated with 40nm CMOS process TRx total power consumption: 10Gbps/98.4mW(9.8pJ/bit) Demonstration of 10cm transmission VLSI Symposium 2012

2012/9/21 MOS-AK 16 Millimeter-Wave Design Device Circuit System Measurement

2012/9/21 MOS-AK 17 Accuracy of PDK model in D band S 11 S 12 110G 130G 150G 170G S 21 S 22 110G 130G 150G 170G

Sub-Circuit Extension Parasitic component to be extracted Provided MOSFET model from PDK 2012/9/21 MOS-AK 18

2012/9/21 MOS-AK 19 Accuracy of sub-circuit extention S 11 S 12 110G 130G 150G 170G S 21 S 22 110G 130G 150G 170G

2012/9/21 MOS-AK 20 Circuit and Layout Diagram of LNA Cascode Amplifier 65nm-CMOS technology Tiles for MOSFETs, transmission lines and pads are used

2012/9/21 MOS-AK 21 Measured and Simulated Results S 11 S 12 110G 130G 150G 170G S 21 S 22 110G 130G 150G 170G Gain at 120GHz Simulated : -4.3 db Measured : -4.9 db Difference : 0.6dB

2012/9/21 MOS-AK 22 Issues in S 11 and S 22 Sub-circuit extension C m Measurement Measurement Our model Our model S11 S22 L l L r port1 C l C r port2 provided MOSFET model Sub-circuit topology is firstly decided. Parasitic elements are extracted to fit a measured result including the provided model. Reflections of the scattering parameters of this model (S 11, S 22 ). This model cannot trace all frequencies due to fixed topology.

2012/9/21 MOS-AK 23 Problems of Conventional Way Applicable frequency range is limited. All S 11, S 12, S 21, S 22 are difficult to fit simultaneously. Voltage dependency of parasitic elements is not considered. All the physical model in short millimeter wave is not considered. For example: Non-quasi-static (NQS) effect Vgs Id

Solution: Matrix-based Model From PDK From measurement Provided I-V model with parasitic C s ac simulation Frequency-dependent admittance matrix S parameters obtained from VNA. S to Y transformation Frequency-dependent admittance matrix differentiated No equivalent circuit is assumed Admittance-wrapper model (Y-wrapper model) 2012/9/21 MOS-AK 24

2012/9/21 MOS-AK 25 Provided Model and Measured Data Measured admittance of a device Y meas Extracted elements in admittance region ground MOSFET device ground Y wrap distinguish port1 port2 port1 port2 ground ground Y logic provided model of MOSFET in admittance region Y wrap = Y meas Y logic

2012/9/21 MOS-AK 26 Equivalent Circuit y in = y11 + y12 yreverse = y12, y forward = y21, yout = y22 +, y 21 i 1 V gs V ds Y wrap i 2 port1 v 1 y in (v gs ) y reverse (v gs ) y forward (v gs ) y out (v gs ) v 2 port2 v 2 Y logic v 1 Equivalent circuit with four branches. After Y-wrapper matrix is extracted, equivalent circuit is determined.

2012/9/21 MOS-AK 27 Non-Quasi-Static (NQS) Effect i 1 i V Y 2 gs V ds wrap port1 v 1 y in (v gs ) y reverse (v gs ) y forward (v gs ) y out (v gs ) v 2 port2 v 2 Y logic v 1 y12 and y21 are modeled (wrapped) independently. Even if high-frequency (non-quasi-static: NQS) gm is not considered in the provided model, this wrapper can cover special effects in short millimeter wave.

2012/9/21 MOS-AK 28 Voltage Dependence of Parasitics Im {y 11 } [ms] Im {y 21 } [ms] 15 10 5 0-16 -12-8 -4 100GHz Measurement 60GHz 20GHz 100GHz Measurement 60GHz 20GHz Im {y 12 } [ms] Im {y 22 } [ms] -5-4 -3-2 -1 0 16 12 8 4 100GHz Measurement 60GHz 20GHz Measurement 100GHz 60GHz 20GHz 0 0 0.5 1 V gs [V] 0 0 0.5 1 V gs [V]

2012/9/21 MOS-AK 29 Bench Mark with Common-Source Amp. One-stage common-source amplifier to verify the Y-wrapper model. MOSFET Capacitor Y-wrapper model of MOSFET ground in ground ground out ground in 71.1μm 100.6μm 31.2μm 101.5μm W/L = 32μm/44nm 73.7μm 55.8μm 75fF out Capacitor bias ground vdd bias Transmission lines vdd A pair of matching networks, which are made of transmission lines, are connected to a MOSFET whose gate bias and vdd are fed via the matching networks.

2012/9/21 MOS-AK 30 Measurement and Y-wrapper Model 10 S-parameter [db] 0-10 -20-30 -40 10 bias = 0.0V vdd = 1.1V bias = 0.6V vdd = 1.1V S11 S-parameter [db] 0-10 -20-30 -40 bias = 0.8V vdd = 1.1V 20 60 100 Frequency [GHz] bias = 1.1V vdd = 1.1V 20 60 100 Frequency [GHz] S12 S21 S22

2012/9/21 MOS-AK 31 Conclusion Millimeter-wave designers generally have to provide device model by themselves. Provided PDK can be improved for shortmillimeter-wave circuit design. But general subcircuit extension is not sufficient for shortmillimeter wave. Matrix-based Y-wrapper can include NQS effect, and is demonstrated for short-millimeter-wave model.