K. Desch, P. Fischer, N. Wermes. Physikalisches Institut, Universitat Bonn, Germany. Abstract

Similar documents
KLauS4: A Multi-Channel SiPM Charge Readout ASIC in 0.18 µm UMC CMOS Technology

Test (Irradiate) Delivered Parts

Signal Simulations for. Double-sided Silicon Strip Detectors. J. Leslie, A. Seiden. Santa Cruz Institute for Particle Physics

Readout electronics for LumiCal detector

Front-End and Readout Electronics for Silicon Trackers at the ILC

The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips

Beam Condition Monitors and a Luminometer Based on Diamond Sensors

Forward bias operation of irradiated silicon detectors A.Chilingarov Lancaster University, UK

SUMMARY/DIALOGUE 2 PRESHAPE PIXEL OVERVIEW 3 BRIEF OPERATING INSTRUCTIONS 3 PRESHAPE PIXEL SIMULATION: EXAMPLE OPERATION 4 PRESHAPE PIXEL SIMULATION:

National Accelerator Laboratory

An ASIC dedicated to the RPCs front-end. of the dimuon arm trigger in the ALICE experiment.

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors

CMOS Detectors Ingeniously Simple!

MAPS-based ECAL Option for ILC

EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH A 1024 PAD SILICON DETECTOR TO SOLVE TRACKING AMBIGUITIES IN HIGH MULTIPLICITY EVENTS

Results of FE65-P2 Pixel Readout Test Chip for High Luminosity LHC Upgrades

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

The Status of the DELPHI Very. April 30,1996. e a b c e e. a d c e e. C. Mariotti, J. Masik, E. Margan, N. Neufeld, H. Pernegger, M.

Problem 4 Consider a GaAs p-n + junction LED with the following parameters at 300 K: Electron diusion coecient, D n = 25 cm 2 =s Hole diusion coecient

Final Results from the APV25 Production Wafer Testing

Semiconductor Detector Systems

Improved Pre-Sample pixel

Single Photon X-Ray Imaging with Si- and CdTe-Sensors

The DMILL readout chip for the CMS pixel detector

Understanding the Properties of Gallium Implanted LGAD Timing Detectors

TPC Readout with GEMs & Pixels

Designing an MR compatible Time of Flight PET Detector Floris Jansen, PhD, Chief Engineer GE Healthcare

Readout Electronics. P. Fischer, Heidelberg University. Silicon Detectors - Readout Electronics P. Fischer, ziti, Uni Heidelberg, page 1

Attilio Andreazza INFN and Università di Milano for the ATLAS Collaboration The ATLAS Pixel Detector Efficiency Resolution Detector properties

Study of the ALICE Time of Flight Readout System - AFRO

Operational Amplifiers

Both single and double sided silicon detectors of dierent shapes and strips conguration, including prototypes. and wedge). These detectors, and other

ITk silicon strips detector test beam at DESY

Scintillators as an external trigger for cathode strip chambers

Preparing for the Future: Upgrades of the CMS Pixel Detector

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker

Phase 1 upgrade of the CMS pixel detector

CHAPTER. delta-sigma modulators 1.0

P ILC A. Calcaterra (Resp.), L. Daniello (Tecn.), R. de Sangro, G. Finocchiaro, P. Patteri, M. Piccolo, M. Rama

D. Ferrère, Université de Genève on behalf of the ATLAS collaboration

PROGRESS ON THE DESIGN OF A DATA PUSH ARCHITECTURE FOR AN ARRAY OF OPTIMIZED TIME TAGGING PIXELS


Studies on MCM D interconnections

PARTICLE DETECTORS (V): ELECTRONICS

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment

Lecture 2. Part 2 (Semiconductor detectors =sensors + electronics) Segmented detectors with pn-junction. Strip/pixel detectors

Noise Characteristics Of The KPiX ASIC Readout Chip

A MAPS-based readout for a Tera-Pixel electromagnetic calorimeter at the ILC

Chapter 4 Vertex. Qun Ouyang. Nov.10 th, 2017Beijing. CEPC detector CDR mini-review

ATLAS ITk and new pixel sensors technologies

PARISROC, a Photomultiplier Array Integrated Read Out Chip

A monolithic pixel sensor with fine space-time resolution based on silicon-on-insulator technology for the ILC vertex detector

Chapter 13: Comparators

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 24. Optical Receivers-

The CMS ECAL Laser Monitoring System

Commissioning Status and Results of ATLAS Level1 Endcap Muon Trigger System. Yasuyuki Okumura. Nagoya TWEPP 2008

Backgrounds in DMTPC. Thomas Caldwell. Massachusetts Institute of Technology DMTPC Collaboration

Muon Collider background rejection in ILCroot Si VXD and Tracker detectors

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments

A high-performance, low-cost, leading edge discriminator

PMF the front end electronic for the ALFA detector

MMA Memo 190: A System Design for the MMA. This report is concerned with the MMA receiving system and is based upon discussions of

SiD Workshop RAL Apr Nigel Watson Birmingham University. Overview Testing Summary

Operation and Performance of the ATLAS Level-1 Calorimeter and Level-1 Topological Triggers in Run 2 at the LHC

Performance of 8-stage Multianode Photomultipliers

Design and characterisation of a capacitively coupled HV-CMOS sensor for the CLIC vertex detector

Diamond sensors as beam conditions monitors in CMS and LHC

Integrating Analogue to Digital Converter (ADC)

Highly Miniaturised Radiation Monitor (HMRM) Status Report. Yulia Bogdanova, Nicola Guerrini, Ben Marsh, Simon Woodward, Rain Irshad

The Commissioning of the ATLAS Pixel Detector

Analogue to Digital Conversion

MEASUREMENT OF TIMEPIX DETECTOR PERFORMANCE VICTOR GUTIERREZ DIEZ UNIVERSIDAD COMPLUTENSE DE MADRID

Micromegas calorimetry R&D

The CMS Phase II upgrade Pixel Detector. Krishna Thapa Physics 627, Spring 2016

A new single channel readout for a hadronic calorimeter for ILC

CASIS: a Very High Dynamic Range Front-End Electronics with Integrated Cyclic ADC for Calorimetry Applications

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Design Strategy for a Pipelined ADC Employing Digital Post-Correction

arxiv: v1 [physics.ins-det] 6 Feb 2017

GAP Passive and Active PMT Biasing Networks II. S. Argiro, D.V.Camin, M. Destro and C.K. Guerard

Normalized ADC output (arb. units) 1. γ + diode 2. p + CsI. 3. α + CsI 4. γ + CsI. Particle ID window

ALMA Memo No. 277 Sensitivity Loss versus Duration of Reconguration and ALMA Array Design M. S. Yun National Radio Astronomy Observatory October 20, 1

Pixel sensors with different pitch layouts for ATLAS Phase-II upgrade

Amptek Inc. Page 1 of 7

CAFE: User s Guide, Release 0 26 May 1995 page 18. Figure 13. Calibration network schematic. p-strip readout IC

arxiv: v1 [physics.ins-det] 25 Oct 2012

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

CLAS Region I Prototype Detector. Daniel S. Carman. Department ofphysics. Carnegie Mellon University.

Forward Endcap Analog Electronics

An All-analog Time-walk Free SCA for Event Counting Pixel Detectors

Calorimeter Monitoring at DØ

Exploring QAM using LabView Simulation *

High granularity scintillating fiber trackers based on Silicon Photomultiplier

arxiv: v2 [physics.ins-det] 14 Jan 2009

Paul M. Furth and Andreas G. Andreou. The Johns Hopkins University We ignore the eect of a non-zero drain conductance

Development and Test of a Demonstrator for a First-Level Muon Trigger based on the Precision Drift Tube Chambers for ATLAS at HL-LHC

CALICE AHCAL overview

Transcription:

ATLAS Internal Note INDET-NO-xxx 28.02.1996 A Proposal to Overcome Time Walk Limitations in Pixel Electronics by Reference Pulse Injection K. Desch, P. Fischer, N. Wermes Physikalisches Institut, Universitat Bonn, Germany Abstract We analyze the impact of a nite rise time in the charge sensitive preamplier and a response time dispersion in the discriminator on the spread of signal times for one bunch crossing (time walk ) in the ATLAS pixel detector environment. The results of a simulation accounting for various eects which inuence time walk are presented. It is shown that channel-to-channel variations of discriminator thresholds constitute the most serious limitation of the electronics performance, in particular the in-time eciency of individual pixels. A method and a circuit to overcome this time walk problem are presented. We propose to inject "refresh" pulses during time holes in the LHC/SPS bunch structure to essentially eliminate threshold/delay variations between cells. It is shown that refresh pulses for calibration are necessary only at very low rate.

1 Introduction At the LHC the short bunch crossing time of 25 ns in combination with the requirement of full bunch crossing identication of each hit requires very fast readout electronics. Especially in the ATLAS pixel detector, where the large numberofchannels ( 1:4 10 8 ) limits the power consumption per channel to 50W [1], the full bunch crossing identication is a challenging issue. The spread of signal times for hits originating from the same bunch crossing (time walk ) not only depends on the rise time of the preamplier and the total charge collected in the pixel cell of interest, but also on channel-to-channel variations of the basic parameters of the frontend readout electronics. In fact, the latter appears to be a signicant, if not the dominant, contribution to time walk. 2 Determination of Signal Times There are two basic eects producing a delay between the time of rst rise of the charge signal in the pixel diode t 0 and the time at which the information that the pixel was hit is available to the readout system. First, due to the nite charge collection and rise time of the charge sensitive preamplier, the voltage signal at the input of the discriminator reaches the threshold at a time t signal >t 0. Second, there is a delay between t signal and the time t dis at which the logic signal at the output of the discriminator is available (discriminator response time) which depends on the voltage by which the input signal overshoots the discriminator threshold. For the input signal we assume a pulse shape according to U(t) =U peak t exp (1 t ) ; where U peak is the amplitude of the signal and is the peaking time (i.e. the time between t = 0 and the time of maximum amplitude. We dene the rise time rise as the time between the amplitudes 10% of U peak and 90% of U peak.for the assumed pulse shape rise =0:57. The time t signal can be easily obtained by the condition U(t signal )=U threshold ; where U threshold is the discriminator threshold setting. The calculation of t dis however is not so obvious since the functional behaviour of the discriminator response time depends on the details of the circuit's architecture. 2.1 Pulse Height Distribution The distribution of pulse heights from mips is assumed to be a Landau-distribution 1. The critical question is what the most probable value of this distribution is. For fully depleted, non-irradiated, 300m-thick Si-detectors, one expects a charge of Q mip = 23330 e. After irradiation there are charge losses due to various eects that might reduce the measured charge by a large factor. Furthermore the charge deposited in an individual hit pixel 1 The routine RANLAN from CERNLIB was used. 2

is less than the total charge produced by the traversing particle since, due to diusion of the charge cloud, Lorentz angle eects and non-perpendicular incidence of particles, a part of the produced charge is detected in the neighbouring pixels. Although charge sharing is desired in order to improve spatial resolution, it sould the noted, that it also reduces the average pulse height by 30% to 50%. In this study, we assume three dierent scenarios for the most probable value of the charge deposited in a pixel cell: 2500 e as the abolute minimum at the end of a detector lifetime, i.e. 1/5 of the most probable value in 300 m thick Silicon 5000 e as perhaps a reasonable value 8000 e as the maximum value to expect before irradiation using a 200 m thick detector 2.2 Electronics Parameters which Inuence Signal Times 2.2.1 Rise Time Clearly, the rise time of the preamplier is a crucial parameter in the electronics layout. Since it is closely related to the total power consumption of the pixel cell, it cannot be made innitely small. Present designs typically show that a rise time between 30 ns and 50 ns can be achieved with the required maximum power consumption of 50 W per pixel. 2.2.2 Discriminator Response Time For the same reason of limited power consumption, the dispersion in the discriminator response time cannot be made innitely small. For present designs the dierence in the response time for a very large signal and a signal just above threshold can well be in the order of 20 ns and more. Since we do not know the functional behaviour of the discriminator response time as a function of the signal height, we regard the preamplier and the discriminator as one system with an eective rise time rise which is the sum of the preamplier rise-time and the discriminator response time. In this study we assume three scearios: rise = 0 ns just for comparison rise = 40 ns as an optimistic case rise = 60 ns as something which is realistic for present designs. 2.2.3 Noise Electronics noise does not only produce spurious hits if the threshold is too low, but also smears the signal times of physical hits. 2.2.4 Threshold Variations Channel-to-channel variations of the discriminator thresholds play a dual role in the context of signal times. First, they smear the distribution of signal times in the same way as noise. Second, threshold variations ( thr ) and noise ( noise ) determine the lowest global threshold at which the system can be operated. The requirement that the rate of noise hits should stay 3

below the rate of true hits (occupancy) from traversing particles implies that the threshold must satisfy q threshold k noise 2 + thr 2 (1) with k 4 at design luminosity. 3 Results of the MC-Simulation 3.1 Distribution of Signal Times The impact of the previously explained eects on the signal times has been studied quantitatively with the help of a small stand alone Monte Carlo program. The parameters that can be set externally are: Q mip : most probable value for the charge detected in a hit pixel. rise: eective rise time of the electronics frontend (preamplier and discriminator). noise : equivalent noise charge of the electronics frontend (gaussian distribution assumed). thr :channel-to-channel threshold variations (in electrons, gaussian distribution assumed). The global threshold is calculated from equation 1 using k =4. Figure 1: Simulation of the signal times for various scenarios (explanation see text) Figure 1 shows the distribution of the signal times for 4 scenarios. Figure (a) shows an over-idealized case with no noise, no threshold variations, a threshold at 1000 e and a 4

signal of Q mip = 23300 e for an eective rise time rise = 60 ns. For gures (b),(c) and (d) noise = 100 e and thr = 500 e were assumed, resulting in a threshold of 2040 e. The eective rise time was set to rise =60ns. Figure (b) is for Q mip = 8000 e, (c) is for Q mip = 5000 e, and (d) is for Q mip = 2500 e. The black areas in gures (b),(c) and (d) indicate hits with signal times larger than 25 ns, i.e. hits which are registered too late to be identied with the correct bunch crossing. It can be seen, that for scenarios (c) and (d) a signicant amount of hits is lost. 3.2 The Role of Threshold Variations The basic reason for the losses due to too late signal times lies in the fact, that for the choosen eective rise time of 60 ns, the threshold of 1650 e is too high to be passed early enough. The high threshold, on the other hand, is necessary because of large threshold variations in these scenarios. Lower threshold variations allow lower threshold settings and result in a better in-time-eciency, i.e. the fraction of hits, which are registered within 25 ns. The impact of the threshold variations on the in-time-eciency is shown in gure 2. Here, the in-time-eciency is shown as a function of thr for the three cases for Q mip as Figure 2: Simulation of the in-time-eciency for various scenarios as a function of threshold variations (explanation see text) explained above. For each value of thr the value of the threshold itself was calculated according to equation 1 using k = 4. While for the case of Q mip = 2500 e the situation is not satisfactory even for very low threshold variations, for Q mip 5000 e, the in-timeeciency is close to 100% when threshold variations are not larger than the noise, which was set to 100 e in these plots. The dierent lines in each plot indicate dierent eective rise times. For Q mip = 2500 e, it can be seen, that the eciency loss already occurs for rise =0ns, which means that the threshold in this case is so high, that small signals never pass it. Figure 3 shows the in-time-eciency, now as a function of the threshold itself. Here thr was calcultated according to equation 1, again with noise = 100 e. Foralow noise level, the threshold depends almost linearly on its variations. Therefore, gures 2 and 3 look similar. Figure 4 shows the in-time-eciency as a function of noise. Here it can be clearly seen, that the in-time-eciency only very weakly depends on the noise level when it is varied 5

within a reasonable range. For these plots thr was set to 400 e. For present designs of the frontend electronics threshold variations are in the order of 500 e. We conclude from these simulations that threshold variations have to be lowered down to the level of noise ( 100-200 e) in order to meet the requirement of a full bunch crossing identication with high eciency. Clearly it is also desirable to make the frontend as fast as possible in order to keep timewalk small. Nevertheless, even for an innitely fast frontend, threshold variations must be small. This is especially true in the situation where the collected charge is reduced due to radition damage. Figure 3: Simulation of the in-time-eciency for various scenarios as a function of threshold (explanation see text) Figure 4: Simulation of the in-time-eciency for various scenarios as a function of noise (explanation see text) 4 Continuous Calibration Although there has been intensive work to minimize the threshold variations, the measured values are still in the order of 500 electrons (r.m.s.), so that these variations - and not the noise - determine the lowest possible global threshold setting. 6

The design of a comparator with intrinsically low input oset voltage is a known problem in FET circuit design: FETs have fairly large variations in threshold voltages and transconductance, compared to bipolar devices. The matching of FETs gets better when large devices are operated at high current densities. However, this contradicts the strong requirements of small circuit area, low power and speed. It therefore seems that for given power, speed and area requirements there is a lower limit for the input oset voltage that can be reached in FET design. The inuence of voltage osets in the comparator is decreased with increasing gain of the preamplier. The value of the feedback capacitor should therefore be as low as possible. However, reduced circuit stability and gain variations due to capacitor mismatch at small values limit this possibility. In order to lower the threshold variations furthermore, an individual adjustment for each comparator could be necessary. If such a channel by channel calibration is introduced, the matching requirements of the comparator can be very much relaxed which can lead to very simple, compact and fast designs. The adjustment procedure should be simple in order to accomodate the huge number of channels in the pixel detector system and the setting found in each channel should remain stable for a time which is long enough so that regular 'refresh'-cycles are possible during beam gaps. The adjustment of a comparator threshold requires the possibility to inject a precisely known charge into a selected channel by applying a voltage step to a calibration capacitor. The matching of these capacitors must be as good as possible. A simple logic checks whether the comparator res after the injection. If it does, the threshold is slightly increased, if it did not respond, the threshold is decreased in very small steps. After many cycles, the comparator res for 50% of all calibration triggers: The threshold corresponds exactly to the injected charge. The long term stability of an analog storage scheme has to be tested with a prototype design. More complicated schemes with a digital storage of the correction values are also possible and are presently being discussed. 5 Proof of Principle: Tune Delay Chip In the CERN/RD19 design for a pixel readout chip, the storage of hit data until the rst level trigger arrives (2 s) is realized through a constant delay circuit. The channel-tochannel variations of this delay must not exceed 25 ns in order to provide bunch crossing identication. The same self adjustment technique as for comparator thresholds is also applicable in this case. A simple concept for the automatic adjustment of the delay ofa monoop circuit is described in ref. [2]. With a fairly simple circuit, a jitter of 1 ns at a delay time of 2 s is achieved. Due to the dynamic analog storage used in that circuit, the delay time drifts very slowly by only 10 ns per minute so that the refresh rate can be very low. From gure 5 it can be seen that in LHC every 89 s, there is a gap of 3.17 s. We propose to use this gap for injection of a reference pulse. If only one pixel cell in a chip is calibrated at a time, each pixel cell could be refreshed every second (for roughly 10 4 pixels/chip). For this refresh rate the delay time is constant to better than 1 ns. Furthermore there are 11 bunch gaps of 950 ns duration which could also be used. 7

6 Conclusions And Proposal Figure 5: LHC/SPS bunch scheme. A Monte Carlo study of the signal times in ATLAS pixel frontend electronics has been performed. It is shown, that time walk arises mainly due to large threshold variations. In order to meet the requirement of full bunch crossing identication, threshold variations must not be larger than 100-200 electrons. To us, this goal seems hard to achieve with current designs. We propose a discriminator whose threshold is externally calibrated during operation in order to reduce threshold variations to the desired value. The proof of principle has been given with a tune delay circuit which was shown to be operable at very low refresh rates ( 1 Hz). References [1] ATLAS Technical Proposal, CERN/LHCC/94-43 (1994) [2] P. Fischer, A. Jons, A self-adjustment technique minimizing channel to channel variations in VLSI readout chips, BN-HE-95-04 (1995), Submitted to Nucl.Instr.Meth. 8