Rev. No. History Issue Date Remark

Similar documents
Rev. No. History Issue Date Remark

UM61512A Series 64K X 8 BIT HIGH SPEED CMOS SRAM. Features. General Description. Pin Configurations UM61512AV UM61512A

Rev. No. History Issue Date Remark

LY K X 8 BIT LOW POWER CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

HY62WT08081E Series 32Kx8bit CMOS SRAM

LY K X 8 BIT LOW POWER CMOS SRAM

Revision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final

10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13

HY62256A Series 32Kx8bit CMOS SRAM

UTRON UT K X 8 BIT LOW POWER CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

power and 32,786 x 8-bits and outputs -2.0V(min.) data fabricated using

JANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

SRM2B256SLMX55/70/10

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

IDT71V424S/YS/VS IDT71V424L/YL/VL

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

LY V 128K X 16 BIT HIGH SPEED CMOS SRAM

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

PRELIMINARY PRELIMINARY

LY61L K X 16 BIT HIGH SPEED CMOS SRAM

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

LY61L25616A 256K X 16 BIT HIGH SPEED CMOS SRAM

CMOS SRAM. KM684000B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

White Electronic Designs

Document Title. Revision History. 32Kx8 bit Low Power CMOS Static RAM. Remark. History. Revision No. Draft Data. Design target. Initial draft 0.

IDT71V016SA/HSA. 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

Document Title. Revision History. 256Kx16 bit Low Power and Low Voltage CMOS Static RAM. Draft Date. Revision No. History. Remark.

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

A23W9308. Document Title 524,288 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

Item Previous Current 8ns 110mA 80mA. 10ns 90mA 65mA 12ns 80mA 55mA 15ns 70mA 45mA 8ns 130mA 100mA

IS65C256AL IS62C256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV20488ALL IS62WV20488BLL

IS65C256AL IS62C256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CONTROL CIRCUIT

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS65LV256AL IS62LV256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005

IS62WV2568ALL IS62WV2568BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62C10248AL IS65C10248AL

IS62WV102416ALL IS62WV102416BLL IS65WV102416BLL

IS62WV20488ALL IS62WV20488BLL

Rev. No. History Issue Date Remark

IS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS

IS64WV3216BLL IS61WV3216BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62C5128BL, IS65C5128BL

A426316B Series 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Document Title 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE.

IS62WV2568ALL IS62WV2568BLL

IS62WV25616ALL IS62WV25616BLL

IS61WV20488FALL IS61/64WV20488FBLL. 2Mx8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS62/65WV2568DALL IS62/65WV2568DBLL

IS62WV5128EALL/EBLL/ECLL IS65WV5128EBLL/ECLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2017

IS61C1024AL IS64C1024AL

IS62WV20488FALL/BLL IS65WV20488FALL/BLL. 2Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM NOVEMBER 2018

IS61/64WV5128EFALL IS61/64WV5128EFBLL. 512Kx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL

IS62WV6416ALL IS62WV6416BLL

IS62WV5128EHALL/BLL IS65WV5128EHALL/BLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JULY 2018 DESCRIPTION

IS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT

FUNCTIONAL BLOCK DIAGRAM

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS62WV102416GALL/BLL IS65WV102416GALL/BLL. 1024Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM. FUNCTIONAL Block Diagram NOVEMBER 2017

IS61WV102416FALL IS61/64WV102416FBLL. 1Mx16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS62C51216AL IS65C51216AL

IS61WV10248EDBLL IS64WV10248EDBLL

IS61WV51216ALL IS61WV51216BLL IS64WV51216BLL

IS61/64WV12816EFALL IS61/64WV12816EFBLL. 128Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

IS61/64WV25616FALL IS61/64WV25616FBLL. 256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES DESCRIPTION

IS61WV10248EEALL IS61/64WV10248EEBLL. 1Mx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM OCTOBER 2018

IS62C25616EL, IS65C25616EL

IS62WV102416FALL/BLL IS65WV102416FALL/BLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM MARCH 2018

IS61WV102416ALL IS61WV102416BLL IS64WV102416BLL


Very Low Power/Voltage CMOS SRAM 512K X 16 bit DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) 55ns : 3.0~5.5V 70ns : 2.7~5.5V

IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM JANUARY 2018

IS62WV25616DALL/DBLL, IS65WV25616DBLL 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM

IS61WV25632ALL/ALS IS61WV25632BLL/BLS IS64WV25632BLL/BLS

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV2568EDBLL IS64WV2568EDBLL

Very Low Power/Voltage CMOS SRAM 1M X 16 bit DESCRIPTION. SPEED (ns) 55ns : 3.0~3.6V 70ns : 2.7~3.6V BLOCK DIAGRAM

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS62WV51216EFALL/BLL IS65WV51216EFALL/BLL. 512Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM AUGUST 2017

IS62WV25616EHALL/BLL IS65WV25616EHALL/BLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM

Very Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) BLOCK DIAGRAM

Transcription:

32K X 8 BIT CMOS SRAM Document Title 32K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue February 2, 2001 Preliminary 0.1 Add ultra temp grade and 28-pin DIP package type November 7, 2001 0.2 Add SI grade July 17, 2002 1.0 Final version release July 16, 2003 Final 1.1 Add Pb-Free package type August 19, 2004 1.2 Remove non-pb-free package type July 3, 2006 1.3 Remove DIP -SI and -SU grade September 26, 2006 (September, 2006, Version 1.3) AMIC Technology, Corp.

32K X 8 BIT CMOS SRAM Features Power Supply Range: 4.5V to 5.5V Access times: 70 ns A625308A-S series: Operating: 35mA (max.) Standby: 10μA (max.) A625308A-SI/SU series: Operating: 35mA (max.) Standby: 15μA (max.) Extended operating temperature range: 0 C to 70 C for - S series, -25 C to 85 C for -SI series, -40 C to 85 C for -SU series. General Description The A625308A is a low operating current 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates on a voltage from 4.5V to 5.5V. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. Full static operation, no clock or refreshing required All inputs and outputs are directly TTL-compatible Common I/O using three-state output Data retention voltage: 2.0V (min.) Available in 28-pin, DIP/SOP and TSOP Pb-Free package only All Pb-free (Lead-free) products are RoHS compliant Minimum standby power is drawn by this device when is at a high level, independent of the other input levels. Data retention is guaranteed at a power supply voltage as low as 2.0V. Pin Configurations DIP / SOP TSOP A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 1 2 3 4 5 6 7 8 9 10 A625308A(M) 28 27 26 25 24 23 22 21 20 19 VCC WE A13 A8 A9 A11 OE A10 I/O7 OE A11 1 2 A9 3 A8 4 A13 5 WE 6 VCC 7 A14 8 A12 9 A7 10 A6 11 A5 12 A4 13 A3 14 ~ A625308AV ~ 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A10 I/O7 I/O6 I/O5 I/O4 I/O3 VSS I/O2 I/O1 I/O0 A0 A1 A2 I/O0 11 18 I/O6 I/O1 I/O2 GND 12 17 13 16 14 15 I/O5 I/O4 I/O3 (September, 2006, Version 1.3) 1 AMIC Technology, Corp.

Block Diagram A0 VCC GND A12 A13 ROW DECODER 512 X 512 MEMORY ARRAY A14 I/O0 INPUT DATA CIRCUIT COLUMN I/O I/O7 OE WE CONTROL CIRCUIT Pin Descriptions DIP / SOP Pin No. Symbol Description 1-10, 21, 23-26 A0 - A14 Address Input 11-13, 15-19 I/O0 - I/O7 Data Input/Output 20 Chip Enable 22 OE Output Enable 27 WE Write Enable 28 VCC Power Supply 14 GND Ground Pin Description-TSOP Pin No. Symbol Description 2-5, 8-17, 28 A0 - A14 Address Input 18-20, 22-26 I/O0 - I/O7 Data Input/Output 27 Chip Enable 1 OE Output Enable 6 WE Write Enable 7 VCC Power Supply 21 GND Ground (September, 2006, Version 1.3) 2 AMIC Technology, Corp.

Recommended DC Operating Conditions (TA = 0 C to +70 C, -25 C to +85 C or -40 C to +85 C) Symbol Parameter Min. Typ. Max. Unit VCC Supply Voltage 4.5 5.0 5.5 V GND Ground 0 0 0 V VIH Input High Voltage 2.2 - VCC + 0.5 V VIL Input Low Voltage -0.5 0 +0.8 V Absolute Maximum Ratings* VCC to GND...................... -0.5V to +7.0V IN, IN/OUT Volt to GND......... -0.5V to VCC + 0.5V Operating Temperature, Topr.. 0 C to +70 C or -40 C to +85 C Storage Temperature, Tstg........ -55 C to +125 C Power Dissipation, PT...................... 0.7W Soldering Temp. & Time............. 260 C, 10 sec *Comments Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC Electrical Characteristics (TA = 0 C to +70 C, -25 C to +85 C or -40 C to +85 C, VCC = 5.0V ± 10%, GND = 0V) Symbol Parameter A625308A-70S A625308A-70SI/SU Unit Conditions Min. Max. Min. Max. ILI Input Leakage Current - 1-1 μa VIN = GND to VCC ILO Output Leakage Current - 1-1 μa = VIH VI/O = GND to VCC ICC Active Power Supply Current - 5-5 ma = VIL, II/O = 0mA ICC1 Dynamic Operating Current - 35-35 ma Min. Cycle, Duty = 100% = VIL, II/O = 0mA ICC2 Dynamic Operating Current - 5-5 ma = VIL, VIH = VCC VIL = 0V, f = 1 MHz II/O = 0 ma ISB ISB1 Supply Current Standby Power - 0.5-0.5 ma = VIH - 10-15 μa VCC - 0.2V VIN 0V VOL Output Low Voltage - 0.4-0.4 V IOL = 2.1 ma VOH Output High Voltage 2.4-2.4 - V IOH = -1.0 ma (September, 2006, Version 1.3) 3 AMIC Technology, Corp.

Truth Table Mode OE WE I/O Operation Supply Current Standby H X X High Z ISB, ISB1 Output Disable L H H High Z ICC, ICC1, ICC2 Read L L H DOUT ICC, ICC1, ICC2 Write L X L DIN ICC, ICC1, ICC2 Note: X: H or L Capacitance (TA = 25 C, f = 1.0 MHz) Symbol Parameter Min. Max. Unit Conditions CIN* Input Capacitance - 6 pf VIN = 0V CI/O* Input/Output Capacitance - 8 pf VI/O = 0V * These parameters are sampled and not 100% tested. (September, 2006, Version 1.3) 4 AMIC Technology, Corp.

AC Characteristics (TA = 0 C to +70 C, -25 C to +85 C or -40 C to +85 C, VCC = 5.0V ± 10%) Symbol Parameter A625308A-70S/SI/SU Unit Min. Max. Read Cycle trc Read Cycle Time 70 - ns taa Address Access Time - 70 ns ta Chip Enable Access Time - 70 ns toe Output Enable to Output Valid - 35 ns tclz Chip Enable to Output in Low Z 10 - ns tolz Output Enable to Output in Low Z 5 - ns tchz Chip Disable to Output in High Z - 25 ns tohz Output Disable to Output in High Z - 25 ns toh Output Hold from Address Change 10 - ns Write Cycle twc Write Cycle Time 70 - ns tcw Chip Enable to End of Write 60 - ns tas Address Set up Time 0 - ns taw Address Valid to End of Write 60 - ns twp Write Pulse Width 50 - ns twr Write Recovery Time 0 - ns twhz Write to Output in High Z - 25 ns tdw Data to Write Time Overlap 30 - ns tdh Data Hold from Write Time 0 - ns tow Output Active from End of Write 5 - ns Notes: tchz, tohz and twhz are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels. (September, 2006, Version 1.3) 5 AMIC Technology, Corp.

Timing Waveforms Read Cycle 1 (1) trc Address taa OE toe toh tolz 5 ta tohz 5 tclz 5 tchz 5 DOUT (1, 2, 4) Read Cycle 2 trc Address taa toh toh DOUT (September, 2006, Version 1.3) 6 AMIC Technology, Corp.

Timing Waveforms (continued) (1, 3, 4) Read Cycle 3 ta tclz 5 tchz 5 DOUT Notes: 1. WE is high for Read Cycle. 2. Device is continuously enabled, = VIL. 3. Address valid prior to or coincident with transition low. 4. OE = VIL. 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested. Write Cycle 1 (6) (Write Enable Controlled) twc Address taw twr 3 (4) tcw 5 tas 1 twp 2 WE tdw tdh DIN twhz 7 tow 7 DOUT (September, 2006, Version 1.3) 7 AMIC Technology, Corp.

Timing Waveforms (continued) Write Cycle 2 (6) (Chip Enable Controlled) twc Address taw twr 3 tcw 5 tas 1 (4) twp 2 WE tdw tdh DIN twhz 7 DOUT Notes: 1. tas is measured from the address valid to the beginning of Write. 2. A Write occurs during the overlap (twp) of a low and a low WE. 3. twr is measured form the earliest of or WE going high to the end of the Write cycle. 4. If the low transition occurs simultaneously with the WE low transition or after the WE transition, outputs remain in a high impedance state. 5. tcw is measured from the later of going low to the end of Write. 6. OE level is high or low. 7. Transition is measured ±500mV from steady. This parameter is sampled and not 100% tested. (September, 2006, Version 1.3) 8 AMIC Technology, Corp.

AC Test Conditions Input Pulse Levels Input Rise And Fall Time 0V, 3V 5 ns Input and Output Timing Reference Levels 1.5V Output Load See Figure 1 and 2 TTL TTL CL 30pF CL 5pF * Including scope and jig. * Including scope and jig. Figure 1. Output Load Figure 2. Output Load for tclz1, tclz2, tohz, tolz, tchz1, tchz2, twhz, and tow Data Retention Characteristics (TA = 0 C to +70 C, -25 C to +85 C or -40 C to +85 C) Symbol Parameter Min. Max. Unit Conditions VDR VCC for Data Retention 2.0 5.5 V VCC - 0.2V ICCDR Data Retention Current - 3 μa tcdr Chip Disable to Data Retention Time 0 - ns tr Operation Recovery Time trc - ns VCC = 2.0V, VCC - 0.2V VIN 0V See Retention Waveform (September, 2006, Version 1.3) 9 AMIC Technology, Corp.

Low VCC Data Retention Waveform DATA RETENTION MODE VCC 4.5V 4.5V tcdr VDR 2.0V tr VIH VIH VDR - 0.2V Ordering Information Part No. Access Time (ns) Operating Current Max. (ma) Standby Current Max. (μa) Package A625308A-70SF 35 10 28L Pb-Free DIP A625308AM-70SF 35 10 28L Pb-Free SOP A625308AV-70SF 35 10 28L Pb-Free TSOP (Forward) A625308AM-70SIF 70 35 15 28L Pb-Free SOP A625308AV-70SIF 35 15 28L Pb-Free TSOP (Forward) A625308AM-70SUF 35 15 28L Pb-Free SOP A625308AV-70SUF 35 15 28L Pb-Free TSOP (Forward) (September, 2006, Version 1.3) 10 AMIC Technology, Corp.

Package Information P-DIP 28L Outline Dimensions unit: inches/mm D 28 15 E1 1 S 14 E C A A2 A1 Base Plane L Seating Plane B B1 e1 α ea Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A - - 0.210 - - 5.33 A1 0.010 - - 0.25 - - A2 0.150 0.155 0.160 3.81 3.94 4.06 B 0.016 0.018 0.022 0.41 0.46 0.56 B1 0.058 0.060 0.064 1.47 1.52 1.63 C 0.008 0.010 0.014 0.20 0.25 0.36 D - 1.460 1.470-37.08 37.34 E 0.590 0.600 0.610 14.99 15.24 15.49 E1 0.540 0.545 0.550 13.72 13.84 13.97 e1 0.090 0.100 0.110 2.29 2.54 2.79 L 0.120 0.130 0.140 3.05 3.30 3.56 α 0-15 0-15 ea 0.630 0.650 0.670 16.00 16.51 17.02 S - - 0.090 - - 2.29 Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E1 does not include resin fins. 3. Dimension S includes end flash. (September, 2006, Version 1.3) 11 AMIC Technology, Corp.

Package Information SOP (W.B.) 28L Outline Dimensions unit: inches/mm 28 15 E H θ L 1 B 14 Detail F D c y S Seating Plane e D y A1 A2 A See Detail F L1 Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A - - 0.112 - - 2.85 A1 0.004 - - 0.10 - - A2 0.093 0.098 0.103 2.36 2.49 2.62 B 0.014 0.016 0.020 0.36 0.41 0.51 C 0.008 0.010 0.012 0.20 0.25 0.30 D - 0.713 0.728-18.11 18.49 E 0.326 0.331 0.336 8.28 8.41 8.53 e 0.044 0.050 0.056 1.12 1.27 1.42 H 0.453 0.465 0.477 11.51 11.81 12.12 L 0.028 0.036 0.044 0.71 0.91 1.12 L1 0.059 0.067 0.075 1.50 1.70 1.91 S - - 0.047 - - 1.19 y - - 0.004 - - 0.10 θ 0-8 0-8 Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension S includes end flash. (September, 2006, Version 1.3) 12 AMIC Technology, Corp.

Package Information TSOP 28L TYPE I (8 X 13.4mm) Outline Dimensions unit: inches/mm D1 Detail "A" 1 28 E c A2 e A1 A L θ 14 15 D Detail "A" D y S b Symbol Dimensions in inches Dimensions in mm Min Nom Max Min Nom Max A - - 0.049 - - 1.25 A1 0.002 - - 0.05 - - A2 0.037 0.039 0.041 0.95 1.00 1.05 b 0.007 0.009 0.011 0.17 0.22 0.27 c 0.005-0.008 0.12-0.21 E 0.311 0.315 0.319 7.90 8.00 8.10 L 0.012 0.020 0.028 0.30 0.50 0.70 D 0.520 0.528 0.536 13.20 13.40 13.60 D1 0.461 0.465 0.469 11.70 11.80 11.90 e 0.022 BSC 0.55 BSC S 0.017 TYP 0.425 TYP y - - 0.004 - - 0.10 θ 0-5 0-5 Notes: 1. The maximum value of dimension D1 includes end flash. 2. Dimension E does not include resin fins. 3. Dimension S includes end flash. (September, 2006, Version 1.3) 13 AMIC Technology, Corp.