EE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Similar documents
ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

ECE4902 C Lab 7

EE4902 C Lab 7

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!

ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER

ECE4902 Lab 5 Simulation. Simulation. Export data for use in other software tools (e.g. MATLAB or excel) to compare measured data with simulation

VCC. Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) Last Update: 03/19/14

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Laboratory 6. Lab 6. Operational Amplifier Circuits. Required Components: op amp 2 1k resistor 4 10k resistors 1 100k resistor 1 0.

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

Homework Assignment 07

Experiment 5 Single-Stage MOS Amplifiers

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

Homework Assignment 07

EE 3305 Lab I Revised July 18, 2003

Chapter 9: Operational Amplifiers

Homework Assignment 06

PHYSICS 330 LAB Operational Amplifier Frequency Response

EK307 Active Filters and Steady State Frequency Response

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

ECE 310L : LAB 9. Fall 2012 (Hay)

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

Homework Assignment 12

ECEN 325 Lab 5: Operational Amplifiers Part III

ICL MHz, Four Quadrant Analog Multiplier. Features. Ordering Information. Pinout. Functional Diagram. September 1998 File Number 2863.

Lab Project EE348L. Spring 2005

Lab 2: Discrete BJT Op-Amps (Part I)

UNIVERSITY OF PENNSYLVANIA EE 206

Common mode rejection ratio

MOSFET Amplifier Design

EXPERIMENT 10: SINGLE-TRANSISTOR AMPLIFIERS 11/11/10

ECEN 474/704 Lab 6: Differential Pairs

EXPERIMENT 10: SINGLE-TRANSISTOR AMPLIFIERS 10/27/17

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

MOSFET Amplifier Biasing

CMOS Operational-Amplifier

Physics 303 Fall Module 4: The Operational Amplifier

EE501 Lab 7 Opamp Measurement

EE140: Lab 5, Project Week 2

Testing and Stabilizing Feedback Loops in Today s Power Supplies

Operational Amplifier as A Black Box

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

BME 3512 Bioelectronics Laboratory Five - Operational Amplifiers

Design and Simulation of Low Voltage Operational Amplifier

OPERATIONAL AMPLIFIERS (OP-AMPS) II

EE140: Lab 5, Project Week 2

Experiment 8 Frequency Response

ECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror

Analog Integrated Circuit Design Exercise 1

Homework Assignment 06

Dual Operational Amplifiers

Laboratory 9. Required Components: Objectives. Optional Components: Operational Amplifier Circuits (modified from lab text by Alciatore)

Experiments #7. Operational Amplifier part 1

ELEC3404 Electronic Circuit Design. Laboratory Manual

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

BME/ISE 3512 Bioelectronics. Laboratory Five - Operational Amplifiers

Op-Amp Simulation Part II

Lab 6: MOSFET AMPLIFIER

CMOS Operational-Amplifier

Simulating Circuits James Lamberti 5/4/2014

ECE 3274 MOSFET CD Amplifier Project

Experiment #7 MOSFET Dynamic Circuits II

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

3-Stage Transimpedance Amplifier

University of Michigan EECS 311: Electronic Circuits Fall 2009 LAB 2 NON IDEAL OPAMPS

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017

ECEN Network Analysis Section 3. Laboratory Manual

10: AMPLIFIERS. Circuit Connections in the Laboratory. Op-Amp. I. Introduction

Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Homework 4

EE3204 D2015 HW Set 3

EE 210 Lab Exercise #5: OP-AMPS I

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

Physics 116A Notes Fall 2004

EE233 Autumn 2016 Electrical Engineering University of Washington. EE233 HW7 Solution. Nov. 16 th. Due Date: Nov. 23 rd

Name: Date: Score: / (75)

Integrators, differentiators, and simple filters

Assist Lecturer: Marwa Maki. Active Filters

EXPERIMENT 7: DIODE CHARACTERISTICS AND CIRCUITS 10/24/10

Group: Names: voltage calculated measured V out (w/o R 3 ) V out (w/ R 3 )

Common-Source Amplifiers

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

LM148/LM248/LM348 Quad 741 Op Amps

ECE159H1S University of Toronto 2014 EXPERIMENT #2 OP AMP CIRCUITS AND WAVEFORMS ECE159H1S

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

LM348. Quad Operational Amplifier. Features. Description. Internal Block Diagram.

RC4156/RC4157. High Performance Quad Operational Amplifiers. Features. Description. Block Diagram. Pin Assignments.

Testing Power Sources for Stability

PHYS 536 The Golden Rules of Op Amps. Characteristics of an Ideal Op Amp

OCR Electronics for A2 MOSFETs Variable resistors

ECE Lab #4 OpAmp Circuits with Negative Feedback and Positive Feedback

Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).

Miniproject: AM Radio

Solid State Devices & Circuits. 18. Advanced Techniques

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

Figure 1: JFET common-source amplifier. A v = V ds V gs

Homework Assignment 04

Transcription:

EE4902 C200 - Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the common source amplifier with active (current source) load. Additionally, you will measure the bandwidth of the common source amplifier with both active (current source) and passive (resistor) loads. The common source amplifier is an important topology to be familiar with for high gain applications - in single-ended signal situations, the common-source amplifier offers high gain and high input resistance. It will also be relevant in differential signal situations - when the differential amplifier is analyzed with half-circuit techniques, the result of the symmetry split is two common-source amplifiers. Upon completion of this lab you should be able to: Recognize the increased gain available with active loads, and the associated difficulty / importance of setting the correct input bias level with high gain circuits. Recognize the gain-bandwidth tradeoff Using sine wave inputs, make detailed measurement of magnitude and phase response to construct a Bode plot Using a small square wave input, use the BW x t R = 0.35 relationship to quickly measure the bandwidth BW (f 3dB ) NOTE: This lab involves construction and measurement of circuits with high gains ( 100). It is extremely important to use bypass capacitors on the supply rail(s) to keep the power supply voltages clean. 1

LAB PROCEDURE VDD = 5V 11 14 10 6 M2 (U2) 12 M3 (U2) 13 IB RB ID Vout 5 VTEST Vin 3 M1 (U1) MC1400 4 Fig. P2-1 SIGNAL SOURCE Figure L5-1. 2

MOSFET COMMON SOURCE AMPLIFIER WITH ACTIVE LOAD L5-1. Construct the circuit shown in Figure L5-1. In this case, the load is the current source formed by M2 and M3. Choose R B =30kΩ for a DC drain current of I D 100µA. NOTE: the U1 and U2 designations in the schematics indicate that M2 and M3 are MOSFETs from a different physical package than M1. Although this isn t necessary for this circuit, it does make it easier for substituting a resistive load later in the lab. DC BIAS LEVEL L5-2. Set the DC bias level at the input by adjusting the DC power supply and the function generator offset (using the procedure in Appendix A) until you observe the correct DC bias level ( 2.5V, midway between the supply rails) at the output. Measure the voltage drop across R B to determine the DC bias current in the mirror, which should be approximately equal to the DC bias current in the common source amplifier. Also, for MOSFET M1, measure the DC value of V GS1 at the operating point. The DC operating current should be around 100µA. SMALL SIGNAL GAIN L5-3. With a moderately sized triangle wave for v sig, measure the input and output peak-to-peak amplitudes, and calculate the small signal gain from input to output. Adjust the function generator amplitude until the signal swing at the amplifier output is about 1V peak-to-peak. You want an amplitude large enough to measure easily, but not so large that the output is distorting. Calculate the input amplitude by measuring the amplitude of the function generator output (before the 100:1 attenuation), then divide by 100 to get the peak-to-peak signal swing at the gate of M1. LARGE SIGNAL OUTPUT LIMIT L5-4. Increase the amplitude on the input until you observe clipping at the output. Measure the positive and negative voltage swing limits, and the corresponding input voltages. 3

LAB PROCEDURE: ACTIVE LOAD BANDWIDTH MEASUREMENT VDD = 5V 11 14 10 6 M2 (U2) 12 M3 (U2) 13 IB RB ID Vout 5 CL 1000 pf VTEST Vin 3 M1 (U1) MC1400 4 Fig. P2-1 SIGNAL SOURCE Figure L5-2. 4

MOSFET COMMON SOURCE AMPLIFIER WITH ACTIVE LOAD L5-5. Construct the circuit shown in Figure L5-2 by adding the load capacitor C L = 1000pF to the circuit of Figure L5-1. DC BIAS LEVEL L5-6. Reduce the signal amplitude to zero and recheck the DC bias condition - it should be the same as from part L5-2. Be sure you have the correct DC bias level ( 2.5V, midway between the supply rails) at the output, the same DC value of V GS1, and a DC operating current of around 100µA. If necessary, repeat the procedure from part L5-2 to set the DC bias level. SMALL SIGNAL GAIN L5-. Repeat the procedure from L5-3 to check that you have the same small signal gain from input to output. SINE WAVE RESPONSE AT DIFFERENT FREQUENCIES L5-8. Switch the function generator from triangle wave to sine wave. Starting at 100Hz, measure the input and output amplitudes, and the input-to-output time delay, to fill in Table L5-1. You will repeat these measurements at logarithmically spaced points in frequency. In your lab notebook, plot the magnitude and phase in Bode plot fashion and verify that the measured data looks like a single pole transfer function. Estimate the 3-dB frequency f 3dB. UNITY GAIN FREQUENCY / GAIN-BANDWIDTH PRODUCT L5-9. From your plot estimate the unity gain frequency f T. Verify that this frequency is approximately equal to the product of the low frequency gain and the bandwidth f 3dB. SHORTCUT TO BANDWIDTH MEASUREMENT USING RISE TIME To verify the entire transfer function, acquiring the full set of sine wave data points is the most reliable method. However, if all you need is a quick estimate of the 3-dB frequency, the risetime method provides a convenient shortcut with just one measurement. L5-10. Switch to a square wave. Using the rise time measurement procedure (see http://ece.wpi.edu/~mcneill/handouts/risetimemeasurement.pdf), measure the rise time t R. From the risetime use the BW x t R = 0.35 relationship to estimate the bandwidth BW, also known as the 3dB frequency or f 3dB. Compare this estimate to the f 3dB from part L5-8. 5

Table L5-1. Frequency Response Measurements, Active Load. MEASURED CALCULATED FREQ AMPLITUDE DELAY GAIN GAIN (db) PERIOD PHASE f v in v out t d v out v in 100 Hz 200 Hz 500 Hz 1 khz 2 khz 5 khz 10 khz 20 khz 50 khz 100 khz # 20" log v & out % ( T = 1 $ ' f v in "360 o $ t # d ' & ) % T ( 6

RESISTIVE LOAD BANDWIDTH MEASUREMENT VDD = 5V 11 14 10 6 RD 20k! M2 (U2) 12 M3 (U2) 13 IB RB ID Vout 5 CL 1000 pf VTEST Vin 3 M1 (U1) MC1400 4 Fig. P2-1 SIGNAL SOURCE Figure L5-3. MOSFET COMMON SOURCE AMPLIFIER WITH RESISTIVE LOAD L5-11. Starting with the circuit you have from Figure L5-2, you can construct the circuit shown in Figure L5-3 by simply disconnecting the drain of M1 (pin 5) from the active load, and connecting it to V DD through a 20kΩ resistor. Be sure the 1000pF capacitor is still connected to the v out node. Note that this circuit is similar to the circuit of Lab 4, with the addition of the load capacitor C L = 1000pF.

DC BIAS LEVEL L5-12. Keep the same DC bias level at the input! DO NOT adjust the DC power supply or the function generator offset from what you had for the previous circuit. This will keep the common source MOSFET M1 at the same operating point: same DC drain current I D, same transconductance g m. The output operating point will not be exactly at midscale, but it should be in the linear range of the amplifier. Measure the voltage drop across R D to determine the DC bias current in the common source amplifier. Also, for MOSFET M1, measure the DC value of V GS1 at the operating point. The DC operating current should be approximately the same as what you measured in lab part L5 6. If you do accidentally bump an adjustment knob, readjust the input offset until you get the same I D and V GS for M1 that you measured in part L5-6. SMALL SIGNAL GAIN L5-13. With a moderately sized triangle wave at a frequency of 100Hz for v in, measure the input and output peak-to-peak amplitudes, and calculate the small signal gain from input to output. Since the gain of the resistive load amplifier is smaller, you will need to increase the function generator amplitude until the signal swing at the amplifier output is about 1V peakto-peak. You want an amplitude large enough to measure easily, but not so large that the output is distorting. Calculate the input amplitude by measuring the amplitude of the function generator output (before the 100:1 attenuation), then divide by 100 to get the peakto-peak signal swing at the gate of M1. SINE WAVE RESPONSE AT DIFFERENT FREQUENCIES L5-14. Switch the function generator from triangle wave to sine wave. Starting at 100Hz, measure the input and output amplitudes, and the input-to-output time delay, to fill in Table L5-2. You will repeat these measurements at logarithmically spaced points in frequency. In your lab notebook, plot the magnitude and phase in Bode plot fashion and verify that the measured data looks like a single pole transfer function. Estimate the 3-dB frequency f 3dB. UNITY GAIN FREQUENCY / GAIN-BANDWIDTH PRODUCT L5-15. From your plot estimate the unity gain frequency f T. Verify that this frequency is approximately equal to the product of the low frequency gain and the bandwidth f 3dB. Also verify that the unity gain frequency is approximately equal to the f T from the active load amplifier measured in L5-9. SHORTCUT TO BANDWIDTH MEASUREMENT USING RISE TIME L5-16. Switch the function generator to a square wave. Repeat the procedure from L5-10 to measure the rise time t R. From the risetime use the BW x t R = 0.35 relationship to estimate the 3dB bandwidth frequency f 3dB. Compare this estimate to the f 3dB from part L5-14. 8

Table 5-2. Frequency Response Measurements, Resistive Load. MEASURED CALCULATED FREQ AMPLITUDE DELAY GAIN GAIN (db) PERIOD PHASE f v in v out t d v out v in 100 Hz 200 Hz 500 Hz 1 khz 2 khz 5 khz 10 khz 20 khz 50 khz 100 khz # 20" log v & out % ( T = 1 $ ' f v in "360 o $ t # d ' & ) % T ( 9

Lab Writeup The purpose of these labs is to help "close the loop" in your understanding of the complete integrated circuit design process. In terms of this lab, we can approach these circuits at three different levels: hand analysis, simulation, and the measurements of actual circuits. (Since we're working with the CD400, we don't have the dimension of MOSFET geometry control available that we would have in actual IC design). In your writeup, compare the measured results, the calculated results from hand analysis, and the results of circuit simulation. Note that errors of 20% or so are not unusual! As gains get higher, it is difficult both to predict and to measure gain accurately. Fortunately, when an op-amp is used in negative feedback, we don't care about the value of the op-amp's open loop gain being accurate as long as the gain is high. COMMON SOURCE AMPLIFIER WITH ACTIVE LOAD W5-1. For the circuit of Figure L5-1, calculate the expected: DC operating point (input voltage corresponding to V OUT =2.5V) small signal gain (slope of the plot at the operating point) large signal output limits For the small signal gain, you will need a value of λ for both the n-channel and p-channel MOSFETs. Use your λ p and λ n results from your V DS -I D measurements in Lab 3. W5-2. Compare the measured values from lab parts L5-2, L5-3, and L5-4, to the calculated values in W5-1. GAIN IMPROVEMENT WITH ACTIVE LOAD W5-3. Compare the measured small-signal gain for the active load circuit with that of the resistive load circuit from Lab 4. FREQUENCY RESPONSE W5-4. For your measurements from each of the circuits of Figure L5-2 and Figure L5-3, plot the magnitude and phase Bode plots. Your plots should show the measured data points, and the superimposed asymptotes corresponding to "best fit" values of low frequency gain a v and 3 db bandwidth frequency f 3dB. Also show the unity gain frequency f T. Indicate on your plot and in your writeup the values of a v, f 3dB, and f T in each case. UNITY GAIN FREQUENCY / GAIN-BANDWIDTH PRODUCT W5-5. In your writeup, calculate the gain-bandwidth product a v x f 3dB, and comment on how well it agrees with the unity gain frequency f T in each case. SMALL SIGNAL CALCULATIONS 10

W5-6. In your writeup, show the small signal models for each circuit and calculate the expected: low frequency gain a v bandwidth f 3dB unity gain frequency f T Comment on how well the measured values from lab in W5-4 agree with the calculated values in this part. SHORTCUT TO BANDWIDTH MEASUREMENT USING RISE TIME W5-. For both circuits, compare the f 3dB from the Bode plot to the f 3dB from the rise time measurement. In your lab writeup, comment on the accuracy and ease of each measurement technique. GAIN-BANDWIDTH TRADEOFF W5-8. Plot both magnitude Bode plots (from the data in Tables L5-1 and L5-2) on the same axes. The plot should show a tradeoff between gain and 3-dB frequency, with approximately the same unity gain frequency in both cases. Simulation AC SIMULATION: BODE PLOT S5-1. With help from the Lab 5 simulation page http://ece.wpi.edu/~mcneill/4902/labs/lab5/lab5.html perform a DC simulation to find the correct input operating point (one that corresponds to an output operating point of V OUT = 2.5V). Then, using that operating point, perform an AC simulation to plot the magnitude and gain of the small signal gain v out /v in. Compare the results to what you measured in the lab. Include a plot of the DC and AC simulation results in the lab writeup you hand in. 11

LAB 5 - APPENDIX A (IN CASE YOU FORGOT OR DIDN T NEED IT FROM LAB 4) LOW-LEVEL SIGNAL SOURCE WITH COARSE/FINE ADJUSTABLE DC VOLTAGE One of the challenges in this lab is setting the input DC bias level correctly. This is especially challenging for the high gain circuits we will see in future labs- for a circuit with a gain of 100 and an output range of 5V, a change in the input DC level of only 5V/100=50mV is sufficient to drive the output from one rail to the other. When the signal generator is set to a small amplitude, its offset range is too low to reach the correct input operating point. And, while the DC supplies in the lab are adjustable, the resolution of the adjustment is barely good enough for 50mV accuracy. Add in the caffeine levels required for success at WPI, and you'll be twiddling those knobs all day without getting the right operating point. Another challenge with testing high gain amplifiers is measuring the gain accurately. The problem is that the input amplitude needs to be small to avoid saturating the amplifier output - again, for a circuit with a gain of 100 and an output range of 5V peak-to-peak, the input amplitude must be no more than 50mV peak-to-peak (and probably should be less, about 10mV peak-to-peak, to maintain good "small-signal" conditions). An accurate calculation of v out /v in requires accurately measuring the amplitude of a 10mV signal - which requires resolution of better than 100 microvolts, which can be hard to achieve with the basic equipment we have in the lab. To get around both of these difficulties, you may need to use the circuit shown in Fig. P4-5 to develop your input test signal for this lab. Voltage v sig represents the signal component of the function generator output; V OFFSET represents the DC offset feature of the function generator. V DC is an ordinary adjustable output DC power supply. With some circuit analysis you can show that v test is given approximately by the following: v test V DC (0.01)V OFFSET (0.01)v sig 12

1k! VTEST Vsig VOFFSET FUNCTION GENERATOR 10! ADJUSTABLE VDC DC POWER SUPPLY Fig. P4-5. To adjust this circuit for the correct operating point and input amplitude, use the following procedure: 1) Set the function generator V OFFSET to approximately zero, and the v sig amplitude to zero (or its minimum, if it doesn't go all the way to zero) 2) Use the adjustable supply V DC as a "coarse" adjustment of the DC level - look at the amplifier output, and adjust V DC until the amplifier output is close to where it should be (Note that for high gains, you may find there isn't fine enough resolution to get the output where you want it - that's OK, just get close; you'll fix it up with the fine adjust in the next step) CAUTION: Some of the power supplies don t like sinking current when making a positive voltage. When adjusting V DC, it s best to make V DC a little too high so the supply is sourcing current; then fine tune using the offset control of the function generator. 3) Use V OFFSET as a fine adjustment of the DC level. Because of the attenuation factor of 0.01 that V OFFSET sees, you can easily make large changes in V OFFSET which correspond to fine adjustments in the DC value of v test. You should be able to "dial in" the right DC voltage for the correct operating point at the amplifier output (possibly iterating with step 2 a couple of times). 4) If appropriate, increase the amplitude of v sig (but not so large that the output signal is distorted. Using the triangle wave makes it easier to see distortion as a nonlinearity of the triangle ramp; a sine wave can be somewhat compressed but still looks relatively undistorted on the scope.) 5) Determine the signal amplitude at v test by measuring the peak-to-peak signal amplitude at the function generator side of the 1kΩ resistor as shown in Fig. P2-1. The measurement in relatively easy since the signal is large. Since you know the attenuation ratio is 0.01, you can then accurately calculate the peak-to-peak amplitude of the signal at v test. Got it?!? 13