! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Similar documents
ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Lecture 4. MOS transistor theory

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Three Terminal Devices

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

MOS TRANSISTOR THEORY

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

EECE 481. MOS Basics Lecture 2

MOSFET & IC Basics - GATE Problems (Part - I)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

I E I C since I B is very small

Solid State Devices- Part- II. Module- IV

DIGITAL VLSI LAB ASSIGNMENT 1

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Field Effect Transistors (FET s) University of Connecticut 136

EE70 - Intro. Electronics

EE5320: Analog IC Design

UNIT 3: FIELD EFFECT TRANSISTORS

Design cycle for MEMS

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

ECE 340 Lecture 40 : MOSFET I

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Session 2 MOS Transistor for RF Circuits

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

HW#3 Solution. Dr. Parker. Spring 2014

MOS Transistor Theory

Field Effect Transistors

Session 10: Solid State Physics MOSFET

MOS Field Effect Transistors

INTRODUCTION: Basic operating principle of a MOSFET:

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

6.012 Microelectronic Devices and Circuits

8. Characteristics of Field Effect Transistor (MOSFET)

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

problem grade total

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Semiconductor Physics and Devices

Solid State Device Fundamentals

MOSFET in ON State (V GS > V TH )

4.1 Device Structure and Physical Operation

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Today's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic

FUNDAMENTALS OF MODERN VLSI DEVICES

Microelectronics Circuit Analysis and Design

Organic Electronics. Information: Information: 0331a/ 0442/

Sub-Threshold Region Behavior of Long Channel MOSFET

NAME: Last First Signature

FET(Field Effect Transistor)

INTRODUCTION TO MOS TECHNOLOGY

55:041 Electronic Circuits

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

8. Combinational MOS Logic Circuits

LECTURE 14. (Guest Lecturer: Prof. Tsu-Jae King) Last Lecture: Today:

Shorthand Notation for NMOS and PMOS Transistors

Field Effect Transistor (FET) FET 1-1

MODULE-2: Field Effect Transistors (FET)

Chapter 6: Field-Effect Transistors

Introduction to VLSI ASIC Design and Technology

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

EE301 Electronics I , Fall

ELEC 350L Electronics I Laboratory Fall 2012

(Refer Slide Time: 02:05)

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

PESIT Bangalore South Campus

Laboratory #5 BJT Basics and MOSFET Basics

97.398*, Physical Electronics, Lecture 21. MOSFET Operation

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

BJT Amplifier. Superposition principle (linear amplifier)

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Show the details of the derivation for Eq. (6.33) for the PMOS device.

CHAPTER-2 BASICS. The Basics chapter emphasizes upon the various concepts that are

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

3.CMOS Inverter-homework

Prof. Paolo Colantonio a.a

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 8. Field Effect Transistor

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

LECTURE 09 LARGE SIGNAL MOSFET MODEL

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

55:041 Electronic Circuits

Unit III FET and its Applications. 2 Marks Questions and Answers

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

EE 330 Lecture 18. Characteristics of Finer Feature Size Processes. Bipolar Process

Chapter 5: Field Effect Transistors

Lecture 11 Circuits numériques (I) L'inverseur

Transcription:

ESE370: ircuit-level Modeling, Design, and Optimization for Digital Systems Today! PN Junction! MOS Transistor Topology! Threshold Lec 7: September 16, 2015 MOS Transistor Operating Regions Part 1! Operating Regions " Resistive " Saturation " Subreshold (net class) " Velocity Saturation (net class) 1 2 Last Time MOS model Refinement! Depletion region ecess carriers depleted 3 4 Bulk/Body ontact No Field! MOS actually has four contacts! Also effects fields! Usually common across transistors " Gnd for nmos, V dd for pmos D! V GS =0, V =0 G B S 5 6 1

Apply V GS >0 hannel Evolution -- Increasing Vgs! Accumulate negative charge " Repel holes (fill holes) + + + + + + + - - - - - - - - 7 8 Gate apacitance Gate apacitance hanges based on operating region. o dep! Depletion capacitance dependent on wid of depletion region and potential at oide-silicon border 9 10 hannel Evolution -- Increasing Vgs Inversion! Surface builds electrons " Inverts to n-type " Draws electrons from n + source terminal 11 12 2

Threshold Linear Region! Voltage where strong inversion occurs reshold voltage " V ~= 2ϕ F " Engineer by controlling doping (N A ) φ F = φ T ln N A ( n i 13 14 Linear Region Linear Region! V GS >V and V small OX = ε OX t OX 2! V GS >V and V small! V GS fied looks like resistor " urrent linear in V 2 µ n W OX ( L )( V V GS )V V 15 16 MOSFET IV haracteristics Dimensions V <V GS -V TH! hannel Leng (L)! hannel Wid (W)! Oide Thickness (T o ) V GS -V V V GS -V TH V 17 18 3

Preclass Preclass! I ds for identical transistors in parallel?! I ds for identical transistors in series? " (Vds small) 19 20 Transistor Streng (W/L) Transistor Streng (W/L) OX = ε OX t OX! Shape dependence match Resistance intuition " Wider = parallel resistors decrease R " Longer = series resistors increase R R = ρl A 2 2 21 22 L drawn vs. L effective hannel Voltage! Doping not perfectly straight! Spreads under gate! Effective L smaller an draw gate wid! Voltage varies along channel! Think of channel as resistor 23 24 4

Preclass Voltage in hannel! What is voltage in e middle of a resistive medium? " (halfway between terminals)! Think of channel as resistive medium " Leng = L " Area = Wid * Dep(inversion)! What is voltage in e middle of e channel? " L/2 from S and D? 25 26 hannel Voltage Voltage along hannel! Voltage varies along channel! If ink of channel as resistor " Serves as a voltage divider between V S and V D 27 28 Voltage along hannel Voltage along hannel Vd Vs 29 Vd Vs 30 5

Voltage along hannel hannel Field! When voltage gap V G -V drops below V, drops out of inversion " If V = V GS V V V GS = V Vd Vs 31 32 hannel Field Pinch Off! When voltage gap V G -V drops below V, drops out of inversion " What if V > V GS V V V GS > V? " Upper limit on current, channel is pinched off! When voltage along e channel drops below V, e channel drops out of inversion " Occurs when: V GS V < V T V > V GS V! onclusion: " current cannot increase wi V once V > V GS -V T 33 34 Saturation MOSFET IV haracteristics! In saturation, V -effective =V = V GS -V T " W ) OX ( V L GS V T )V V 2, +. * 2 -! Becomes: " W ) OX + V L GS V T * + = µ " n OX W V 2 L GS V T ( ( ) 2 V V GS T ) 2 2 [( ) 2 ],. -. 35 V <V GS -V TH V V GS -V TH V V GS -V 36 6

Approach Big Idea! Identify Region! 3 Regions of operation for MOSFET! Drives governing equations " Subreshold " See preclass reference " Linear! Use region and equations to understand operation " Saturation 37 38 Admin! Tet 3.3.2 highly recommend read!! " Second half on Friday! HW4 out " Get started over weekend " Long and time-consuming 39 7