Amplifier Design Using an Active Load

Similar documents
EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

CS and CE amplifiers with loads:

ECE315 / ECE515 Lecture 8 Date:

University of Pittsburgh

ECE315 / ECE515 Lecture 7 Date:

Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).

Chapter 4 Single-stage MOS amplifiers

Building Blocks of Integrated-Circuit Amplifiers

55:041 Electronic Circuits

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Fundamentos de Electrónica Lab Guide

The Common Source JFET Amplifier

55:041 Electronic Circuits

Lab 6: MOSFET AMPLIFIER

Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

MOS TRANSISTOR THEORY

Başkent University Department of Electrical and Electronics Engineering EEM 214 Electronics I Experiment 9

Solid State Devices & Circuits. 18. Advanced Techniques

Experiment 5 Single-Stage MOS Amplifiers

Session 2 MOS Transistor for RF Circuits

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

EE105 Fall 2015 Microelectronic Devices and Circuits

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

LAB 4 : FET AMPLIFIERS

Experiment#: 8. The JFET Characteristics & DC Biasing. Electronics (I) Laboratory. The Hashemite University. Faculty of Engineering

Electronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd

Lecture 16: Small Signal Amplifiers

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Laboratory #9 MOSFET Biasing and Current Mirror

EE 230 Lab Lab 9. Prior to Lab

V o. ECE2280 Homework #1 Fall Use: ignore r o, V BE =0.7, β=100 V I = sin(20t) For DC analysis, assume that the capacitors are open

INTRODUCTION TO ELECTRONICS EHB 222E

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Common-source Amplifiers

Laboratory No. 01: Small & Large Signal Diode Circuits. Electrical Enginnering Departement. By: Dr. Awad Al-Zaben. Instructor: Eng.

MOSFET Biasing Supplement for Laboratory Experiment 5 EE348L. Spring 2005

8. Characteristics of Field Effect Transistor (MOSFET)

ECE 546 Lecture 12 Integrated Circuits

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

Field Effect Transistors

Microelectronics Part 2: Basic analog CMOS circuits

EE105 Fall 2015 Microelectronic Devices and Circuits

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

When you have completed this exercise, you will be able to determine ac operating characteristics of a

Homework Assignment 07

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Chapter 8: Field Effect Transistors

EE4902 C Lab 7

Voltage Biasing Considerations (From the CS atom toward the differential pair atom) Claudio Talarico, Gonzaga University

Lecture 27: MOSFET Circuits at DC.

Reading. Lecture 33: Context. Lecture Outline. Chapter 9, multi-stage amplifiers. Prof. J. S. Smith

ELEC 2210 EXPERIMENT 8 MOSFETs

Analog Electronics Circuits FET small signal Analysis. Nagamani A N. Lecturer, PESIT, Bangalore 85. FET small signal Analysis

ECEG 350 Electronics I Fall 2017

ECE4902 C2012 Lab 3. Qualitative MOSFET V-I Characteristic SPICE Parameter Extraction using MOSFET Current Mirror

EE351 Laboratory Exercise 4 Field Effect Transistors

EEEE 381 Electronics I

A Low Power Low Voltage High Performance CMOS Current Mirror

Unit III FET and its Applications. 2 Marks Questions and Answers

Microelectronic Devices and Circuits- EECS105 Final Exam

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

EE 210 Lab Exercise #5: OP-AMPS I

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

EE 3101 ELECTRONICS I LABORATORY EXPERIMENT 7 LAB MANUAL MOSFET AMPLIFIER DESIGN AND ANALYSIS

PHYS 3152 Methods of Experimental Physics I E2. Diodes and Transistors 1

UNIT II MIDBAND ANALYSIS OF SMALL SIGNAL AMPLIFIERS

Homework 2 Solutions. Perform.op analysis, the small-signal parameters of M1 and M2 are shown below.

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Common-Source Amplifiers

EE 140 HW7 SOLUTION 1. OPA334. a. From the data sheet, we see that. Vss 0.1V Vcm Vdd 1.5V

UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A

EE 482 Electronics II

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

BJT Characteristics & Common Emitter Transistor Amplifier

Homework Assignment 07

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

Unit WorkBook 4 Level 4 ENG U19 Electrical and Electronic Principles LO4 Digital & Analogue Electronics 2018 Unicourse Ltd. All Rights Reserved.

Differential Amplifier Design

ME 365 EXPERIMENT 7 SIGNAL CONDITIONING AND LOADING

ECE315 / ECE515 Lecture 5 Date:

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

EE70 - Intro. Electronics

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

Transcription:

THE PENNSYLVANIA STATE UNIVERSITY EE 310 : ELECTRONIC CIRCUIT DESIGN I Amplifier Design Using an Active Load William David Stranburg 1

Introduction: In Part 1 of this lab, we used an NMOS amplifying transistor with a complementary PMOS transistor configured as a current mirror/active load. The goal of this circuit is to amplify small time-varying input signals. An active load consists of purely transistors, opposed to a resistive load which can include resistors. An active load is advantageous because it presents a high small-signal impedance but without requiring a high DC voltage drop. We had to establish a Quiescent Point (Q-point) near the center of the saturation region of the transistors in order to create the best amplifying device. We then superimposed the AC source and calculated the theoretical gain and compared it to the experimental gain. The second part of this lab required us to investigate how the Body Effect changed the small-signal gain, particularly in the Common-Drain and Common-Gate transistor configurations. The Body Effect, in short, is due a reverse bias voltage across a source terminal s substrate which changes the threshold voltage. The Body Effect is a semi-conductor parameter and is a function of the semiconductor doping. We were to design a circuit that directly measured the body transconductance and the body effect parameter. We were required to use transistor parameter values that were found in previous Labs and have been conveniently organized into the following table in the lab notes. For this reason, the table is omitted from this written report. 2

Task 1: Current Mirror/Active Load Two PMOS devices on the CD-4007 chip were used, with previously determined parameters, to create a DC drain current of 100 µa in Q3. Since the drain-to-gate voltage is 0 Volts, we know the device is operating in saturation. With the transistors having matched parameters due to production methods, the current should be mirrored to Q2 and be read by the ammeter. Data/Calculations: ID3 = KP (VSG + VTP) 2 VSG = (ID3/Kp) 1/2 + VTP = (100 µa/0.394 ma/v 2 ) 1/2 + (1.60 V) VSG2 = 2.10 V R3 = (VDD VSG2)/ ID3 = (10 V 2.10 V)/ 100 µa R3 = 79 kω and R3 (measured) = 80.7kΩ 3

Task 2: Common-Source (CS) Amplifier Circuit Now, we had to add another transistor, Q1, which was an NMOS common source amplifier that used the current mirror from Task 1 as an active load. Resistors R1 and R2 had to be properly chosen to keep all transistors functioning in the saturation region. The 1 uf capacitor was necessary at the gate of Q1 to couple the AC input signal to the gate without disturbing the DC value of VGS. Data/Calculations: ID1 = KN (VGS1 - VTN) 2 VGS1 = (ID1/Kn) 1/2 + VTN = (100 µa)(0.329 ma/v 2 ) 1/2 + 1.20 V VGS1 = 1.75 V R1 = (VDD VGS2 VSS)/10 µa = (10 V 2.10 V)/10 µa R1 = 790 kω R2 = VSG2/10 µa R2 = 210 kω 4

Task 3: Adjusting the Q-Point In order to achieve precise bias conditions, we had to use a potentiometer in series with R2. We needed the output voltage to be half of the DC supply in order to establish the Q-Point in the center of the saturation region. We then used a high impedance probe on the oscilloscope to minimize loading effects. Data/Calculations: R1 (measured) = 833 kω R2 (measured) = R2 (actual) + potentiometer = 127.2 kω vo = VDD/2 = 5v (ideal) vo (measured) = 5.17 V VGS1 (measured) = 1.56 V VSG2 (measured) = 2.09 V ID1 (measured) = 98.6 µa 5

Task 4: Measuring the Voltage Gain We now had to develop a small-signal equivalent circuit model for the Common-Source Amplifier configuration. For extra precision, the channel-length modulation parameter (λ) in our calculations. From the small-signal circuit, we could calculate the small-signal voltage gain (Av), as well as the input and output resistances, Ri and Ro, respectively. Data/Calculations: gm1 = 2[KnID(1+ λvds)] 1/2 = 2{(0.329 ma/v 2 )(98.6 µa)[(1+(.016 V -1 )(5.17 V)]} 1/2 gm1 =.375 ma/v Rin = R1 // R2 Rin = 110 kω ro1 = 1/(λ1ID) = 634 kω and ro2 = 1/(λ2ID) = 5.1 MΩ Rout = ro1//ro2 Rout = 564 kω Av = vo/vi = -gm1vgsrout/vgs = -gm1rout Av = -211.5 V/V (theoretical) 6

Measuring the Voltage Gain in Multisim (fig 3 in handout) 7

Task 5: Common-Gate (CG) Amplifier Circuit A Common-Gate configuration is easily created using the Common-Source circuit with a few modifications to transistor Q1. In particular, the gate terminal was grounded and the signal was connected to the source terminal. The same Q-point was used for this circuit. 8

Data/Calculations: Rin = 51Ω (by inspection) Rout = ro1//ro2 = 564 kω Av = vo/vi vo = ro2[-gm1vgs1 gmb1vbs1 + (vi-vo)/ro1] = ro2vi[gm1 + gmb1 + 1/ro1] (ro2/ro1)vo vi = vgs Av = (gm1 + gmb1 + 1/ro1)Rout Av = 264.25 V/V (theoretical) Task 6: Deducing Values for the Body Effect In this task we had to use the difference in gain magnitudes between the CS and CG configurations, find a value for gmb (transconductance parameter), and find a value for η (body effect parameter) for the NMOS transistor biased at the previously described Q-point. Data/Calculations: Av(CS) / Av(CG) = 1/(1+ η) (46.2 V/V)/ (73 V/V) = 1/(1+ η) η =.580 gmb = ηgm1 gmb = (0.580)(0.375 ma/v) gmb = 217 µa/v 9

Task 7: Directly Measuring the Body Effect From the CG Amplifier, we saw that the body effect enhanced the small-signal voltage gain which is directly related to the body effect parameter (η). For this task, we had to develop an alternative test scheme to measure this body effect. If we connected the gate and source to ground, and connected the signal to the body, the output voltage was proportional to the NMOS transistor s transconductance parameter in the resulting circuit. The same bias conditions were used for this circuit as the previous circuits. Next, we developed a small signal model and did some analysis. 10

Data/Calculations: ro1 = 634 kω ro2 = 5.1 MΩ gm = 0.375 ma/v Av = (gm+gmb)(ro1//ro2) - gm(ro1//ro2) Av (from following plot) = 1.517 V / 25.52 mv = 59.4 V/V gmb = 205 µa/v (measured) η = 1.59 11

Discussion: o The reasoning for the circuit in Task 7 and how it works was explained in the Task 7 section. o Questions from Lab Handout: Why is the 10X probe needed to measure vo? (Task 3) We always have to be very careful of loading effects because the load can draw too much current away from the circuit causing malfunctions and errors in measurements. How does the calculated gain compare with the experimental gain? (Task 4) The calculated gain is more than 4 times as much as the experimental gain. Once we removed noise from the plot, the experimental gain was about -46 and the calculated gain was about -212. This difference could be due to incorrect parameter values from Lab 4, namely the channel-length modulation parameter. This would cause Rout to be incorrect which is a factor in the equation for gain. How does the calculated gain compare with the experimental gain? (Task 5) The calculated gain is more than twice as much as the experimental gain. Once we removed noise from the plot, the experimental gain was about 90 and the calculated gain was about 264. This difference could be due to incorrect parameter values from Lab 4, namely the channel-length modulation parameter. This would cause Rout to be incorrect which is a factor in the equation for gain. 12

Why is the gain magnitude of the CG Amp larger than the CS Amp? (Task 5) The gain magnitude is larger for the CG amplifier because of the body-effect on the circuit. By comparing the gain equations, you can see how the body effect increases the gain. There is an additional term that gets added, then multiplied by Rout. Therefore, the gain for the CG Amplifier will be larger than that of the CS Amplifier. How do the experimental values of gmb and η compare to those previously determined? (Task 7) Our value for gmb was very close to what we expected. As far as our η value, it could be off because of noise in our plots which would affect the gain. Is there a reason why an experimental approach is preferred in terms of accuracy and simplicity? (Task 7) An experimental approach is preferred because it takes into account the variances of components (5% resistors, etc.) whereas the theoretical approach considers ideal values. Also it is much easier to look at plots to determine gain rather than calculate it by hand. 13

Comparing Theoretical, Experimental, Simulated Values and Error Analysis: Task 1: VSG2 (theoretical) = 2.10 V Task 2: VGS1 (theoretical) = 1.75 V Task 3: VSG2(measured) = 2.09 V and VGS1(measured) = 1.56 V Task 4:(CS) Av (calculated) = -211.5, Av(measured) = -46.2, Av(simulated) = -16.5 -Simulated gain is hard to see here. It was easier to see in Multisim. Task 5: (CG) Av (calculated) 264.25 = and Av(measured) = 73 Task 6: gmb(calculated) = 217 µa and η(calculated) = 0.580 Task 7: gmb(measured) = 205 µa and η(measured) = 1.59 14

Error Analysis: 1) % error = {(theoretical experimental) / theoretical} x 100 2) % error = {(experimental simulated) / experimental} x 100 VSG2: % error = {(2.10V 2.09V) / 2.10V} x 100 = 0.48 % VGS1: % error = {(1.75V 1.56V) / 1.75V} x 100 = 10.86% Av(CS): % error = {(211.5 46.2) / 211.5} x 100 = 78.16% 2) % error = {(46.2 16.5) / 46.2} x 100 = 64.29% Av(CG): % error = {(264.25 73) / 264.25} x 100 = 72.37% -Reasons for such large error was given in the above Discussion gmb: % error = {(217 205) / 217} x 100 = 5.53% η: % error = {(0.580 1.59) / 0.580} x 100 = 17.4% 15

Summary and Conclusions: In this lab we learned about NMOS amplifying devices with Active Loads. These were accomplished using transistors which are preferred over resistive circuits because of the size advantage. We investigated the gain of the Common-Source configuration and the Common- Gate configuration and saw various properties come into play like the input and output resistances of the transistors themselves. We also learned about the body effect and how that can change the gain of the amplifier. Errors in device parameters can cause very large discrepancies between measured/simulated/theoretical values as shown in this lab. Next time, we will take extra care to make sure these parameters are calculated correctly to ensure more accurate results, leading to less error. This lab was difficult, but taught us a lot about the various configurations and the advantages they possess. Certainly it is easier to plot input voltage vs. output voltage rather than developing small signal models and calculating a theoretical gain but it is definitely a useful skill to be able to do both. 16