IC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah

Similar documents
1 IC Logic Families and Characteristics

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

Module-1: Logic Families Characteristics and Types. Table of Content

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

4-bit counter circa bit counter circa 1990

Note that none of the above MAY be a VALID ANSWER.

Logic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.

Digital Integrated Circuits - Logic Families (Part II)

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

4-bit counter circa bit counter circa 1990

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN75374 QUADRUPLE MOSFET DRIVER

Chapter 15 Integrated Circuits

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

IC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001

High Voltage CMOS Logic. <Logic Gate> General-purpose CMOS Logic IC Series (BU4S,BU4000B Series)

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

74AC20M DUAL 4-INPUT NAND GATE

DELD UNIT 2. Question Option A Option B Option C Option D Correct Option. Current controlled. high input impedance and high output impedance

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

NOT RECOMMENDED FOR NEW DESIGNS LOW-POWER HEX ECL-to-TTL TRANSLATOR

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN75150 DUAL LINE DRIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN75150 DUAL LINE DRIVER

TC74ACT74P,TC74ACT74F,TC74ACT74FN,TC74ACT74FT

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

TC74ACT139P,TC74ACT139F,TC74ACT139FN,TC74ACT139FT

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

Abu Dhabi Men s College, Electronics Department. Logic Families

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

CD4063BMS. CMOS 4-Bit Magnitude Comparator. Pinout. Features. Functional Diagram. Applications. Description. December 1992

Place answers on the supplied BUBBLE SHEET only nothing written here will be graded.

TC74AC00P,TC74AC00F,TC74AC00FN,TC74AC00FT

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54/74LS353 DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS FAST AND LS TTL DATA 5-510

Digital logic families

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

Basic Characteristics of Digital ICs

TC74ACT540P,TC74ACT540F,TC74ACT540FW,TC74ACT540FT TC74ACT541P,TC74ACT541F,TC74ACT541FW,TC74ACT541FT

CD40174BMS. CMOS Hex D -Type Flip-Flop. Features. Pinout. Applications. Functional Diagram. Description. December 1992

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT30 M74HCT30 8 INPUT NAND GATE. tpd = 15 ns (TYP.

Basic Logic Circuits

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

Classification of Digital Circuits

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function Y = A B or Y = A + B in positive logic.

CD4028. CMOS BCD-To-Decimal Decoder. Pinout. Features. Functional Diagram. Applications. Description.

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

CD4585BMS. CMOS 4-Bit Magnitude Comparator. Features. Pinout. Functional Diagram. Applications. Description. December 1992

INTEGRATED-CIRCUIT LOGIC FAMILIES

QUICKSWITCH BASICS AND APPLICATIONS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Architecture of Computers and Parallel Systems Part 9: Digital Circuits

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN54HC04, SN74HC04 HEX INVERTERS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

DATASHEET CD4013BMS. Pinout. Features. Functional Diagram. Applications. Description. CMOS Dual D -Type Flip-Flop. FN3080 Rev 0.

DATASHEET CD4069UBMS. Features. Pinout. Applications. Functional Diagram. Description. Schematic Diagram. CMOS Hex Inverter

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

TIL306, TIL307 NUMERIC DISPLAYS WITH LOGIC

TC74AC05P,TC74AC05F,TC74AC05FN

Quad 2-input AND gate

Digital Electronics Part II - Circuits

TC74AC367P,TC74AC367F,TC74AC367FN,TC74AC367FT

L293, L293D QUADRUPLE HALF-H DRIVERS

Applications Suitable for use where low power consumption and a high degree of noise tolerance are required. BU4S01G2 BU4S11G2 BU4SU69G2 BU4S71G2

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

TC74AC14P,TC74AC14F,TC74AC14FN,TC74AC14FT

CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

Dual Processor Supervisors with Watchdog ADM13305

ULN2804A DARLINGTON TRANSISTOR ARRAY

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

74ACT373 OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING

Transcription:

IC Logic Families and Characteristics Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece of semiconductor material to perform a high-level function. usually referred to as a monolithic IC. first introduced in 1958 categorized as digital or linear ICs or according to the level of complexity of the IC Packaging 1. protect the chip from mechanical damage and chemical contamination. 2. provides a completed unit large enough to handle. 3. so that it is large enough for electrical connections to be made. 4. material is molded plastic, epoxy, resin, or silicone. Ceramic used if higher thermal dissipation capabilities required. Metal/glass used in special cases. Three most common packages for ICs are dual-in-line (DIPS) (most common) flat pack axial lead (TO5) Digital IC terminology Although there are many manufacturers of digital ICs and several logic families, a fair amount of terminology associated with digital ICs is somewhat standardized between the various manufacturers and logic families. Common digital IC terminology Voltage and Current Levels

Symbol VIH VIL VOH VOL IIH IIL IOH IOL Definition HIGH-state input voltage, corresponding to logic 1 at input LOW-state input voltage, corresponding to logic 0 at input HIGH-state output voltage, corresponding to logic 1 at output LOW-state output voltage, corresponding to logic 0 at output HIGH-state input current; current flowing from input when the input voltage corresponds to logic 1. LOW-state input current; current flowing from an input when the input voltage corresponds to logic 0. HIGH-state output current; current flowing from output when the output voltage corresponds to logic 1. LOW-state output current; current flowing from an output when the output voltage corresponds to logic 0. Properties of Digital ICs Fan-in Fan-in (input load factor) is the number of input signals that can be connected to a gate without causing it to operate outside its intended operating range. expressed in terms of standard inputs or units loads (ULs) Example: for standard TTL one unit load is defined as 1 UL = 40µA in the HIGH state 1.6mA in the LOW state to determine the fan-in (or fan-out) for a gate, take the lower of A fan-in of 8 means that 8 unit loads can be safely connected to the gate inputs. Fan-out Fan-out (output load factor) is the maximum number of inputs that can be driven by a logic gate. A fan out of 10 means that 10 unit loads can be driven by the gate while still maintaining the output voltage within specifications for logic levels 0 and 1. Example: A unit load for some particular logic family is as follows:

Determine the fan-in and fan-out for a gate in this family that has the following parameters: IOH = 400µA IOL = 10mA IIH = 150µA IIL = 4 ma Solution: fan-in = 150/50 = 3 UL or 4/1 = 4 UL therefore fan-in = 3. fan-out = 400/50 = 8 UL or 10/1 = 10 UL therefore fan-out = 8 UL. Propagation Delays. - the delay before a change in the input is reflected in the output. tphl : delay time in going from logic 1 to logic 0 (turn-off delay). tplh : delay time in going from logic 0 to logic 1(turn-on delay). Noise Margin/Immunity - ability of the gate to tolerate fluctuations of the voltage levels. VNH = HIGH-state noise margin VNL = LOW-state noise margin VIL = LOW-state input voltage VIH = HIGH-state input voltage VOL = LOW-state output voltage VOH = HIGh-state output voltage where

VNH = VOH VIH VNL = VIL VOL Manufacturers specify voltage limits to represent the logical 0 or 1. These limits are not the same at the input and output sides. For example, a particular gate A may output a voltage of 4.8V when it is supposed to output a HIGH but, at its input side, it can take a voltage of 3V as HIGH. In this way, if any noise should corrupt the signal, there is some margin for error. Consider the following case where the output of logic circuit A is connected to the input of logic circuit B. When the output of A is low, VO, the input to B, Vi, should also be low. But because of noise Vi is not exactly VO but could higher. As long as Vi is not more than VIL, B will still take the signal as a LOW. If Vi is more than VIL though, then the signal may not appear as a LOW. The effect of noise is shown in the following figure.

Power Dissipation Power dissipation is the amount of heat (in mill watts) that the IC dissipates in the form of heat. IC Logic Families Thus far, we have specified the logic level as either 0 or 1, or HIGH or LOW. In circuit implementation, we will have to specify the actual voltage/current levels that constitute a HIGH or a LOW. These standardized voltage/current levels are grouped in families of digital ICs so that ICs belonging to the same family will have the same characteristics. Common families are TTL: transistor-transistor logic ECL: emitter-coupled logic. IIL integrated injection logic. MOS ICs: metal-oxide-semiconductor ICs. TTL - most popular and widely used IC logic family. - introduced by Texas Instruments in 1964. - operate from a +5V supply. - Standardized labeling system starting with 54 or 74. For example 7400, 7401, 74121 - A HIGH is nominally +5V while a LOW is nominally 0V or GROUND. - to provide greater flexibility with regard to speed and power dissipation considerations, the following sub-families have been developed: 7400 standard series. 74L00 low-power series 74H00 high-speed series 74S00 Schottky series 74LS00 low-power Schottky series.

Totem Pole TTL The basic TTL NAND gate circuit is shown below: Transistors Q3 and Q4 form what is known as a totem pole arrangement.

The features of this arrangement are low power consumption fast switching low output impedance Noise Margins maximum logic 0 output, VOL = 0.4 V maximum logic 0 input, VIL = 0.8 V therefore, the LOW state noise margin is VNL= 0.8V - 0.4V = 400 mv. Similarly, minimum logic 1 output, VOH = 2.4 V minimum logic 1 input, VIH = 2.0 V therefore, the HIGH state noise margin is VNH = 2.4-2.0 = 400 mv. These are the guaranteed worse case. The actual values typically are VNL= 1 V and VNH = 1.6 V. Low-power TTL designated as 74L00. essentially same as standard TTL except that the resistor values are increased. This will decrease power consumption (typical 1 mw) but there is a corresponding decrease in speed (propagation delay of 33 ns). low-power TTL gates have a fan-out of 10 other low-power TTL gates but will only drive two standard series TTL gate. High-speed TTL designated as 74H00 resistor values have been decreased. Speed is increased (delay = 6 ns) but power dissipation will increase (22 mw). Summary of fan-out capabilities for the TTL series

Unused Inputs on TTL devices Unused inputs on TTL gates behave as though a logic 1 is connected to them. This present a problem with OR or NOR gates. With AND or NAND gates, the logic would not pose a problem but for better noise immunity, the inputs should not be allowed to "float". It is advisable to connect unused HIGH inputs to +5V through resistors ( pull-up resistors) of 1kΩ. Unused inputs should be connected as follows: TTL open-collector devices In some applications, it is necessary to connect the output of the gates together. In such cases, TTL open-collector devices are used as the output of standard totempole TTL gates cannot be connected together. To connect the output of standard totem-pole TTL gates together, we can use an AND gate as below, but this is impractical if more signals need to be ANDed.

To overcome this problem, TTL manufacturers have developed a series of open collector logic devices. As can be seen from the diagram, an external resistor, called a pull-up resistor must be connected from the power supply to the output of the device. Wiring the open-collector NAND gate output directly will accomplish the same result as the circuit earlier. We call such circuit wired AND or wired OR. IC Data Sheets All manufacturers of ICs print data sheets for each type of IC they manufacture. The purpose of the data sheet is to provide the user with information about the IC such as the pin assignments, electrical and mechanical specifications, logic function and ratings. The following is a sample data sheet of the 7400 IC.