28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

Similar documents
28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011A. Logic Diagram

28C010T. 1 Megabit (128K x 8-Bit) EEPROM. Memory FEATURES: DESCRIPTION: Logic Diagram

A13 A12 A11 A10 ROW DECODER DQ0 INPUT DATA CONTROL WE OE DESCRIPTION: DDC s 32C408B high-speed 4 Megabit SRAM

89LV Megabit (512K x 32-Bit) Low Voltage MCM SRAM 89LV1632 FEATURES: DESCRIPTION: Logic Diagram. 16 Megabit (512k x 32-bit) SRAM MCM

EEPROM AS58LC K x 8 EEPROM Radiation Tolerant. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535

EEPROM AS8ER128K32 FUNCTIONAL BLOCK DIAGRAM. 128K x 32 Radiation Tolerant EEPROM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS

7545B. 12-Bit Buffered Multiplying Digital to Analog Converter FEATURES: DESCRIPTION: 7545B BLOCK DIAGRAM

54BCT245. Octal Buffers Transceiver FEATURES: DESCRIPTION: Logic Diagram

54BCT244. Octal Buffers/Drivers. Memory DESCRIPTION: FEATURES: Logic Diagram

54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram

OP490. Quad Low Voltage Micropower Operational Amplifier FEATURES: DESCRIPTION: Logic Diagram (One Amplifier)

54LVTH V ABT16-Bit Transparent D-Type Latches DESCRIPTION: FEATURES: Logic Diagram 54LVTH16373

16-Channel CMOS Analog Multiplexer. Memory

8-Channel Fault-Protected Analog Multiplexer

54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram

Logic Diagram (PositiveLogic) 1/24 1OE/2OE 48/25 1LE/2LE 47/36 1D1/2D1 DESCRIPTION: DDC s 54LVTH bit transparent D-

CMOS Quad Rail-to-Rail I/O Op Amp DESCRIPTION: FEATURES: Logic Diagram

54LVTH FEATURES: DESCRIPTION: 16-Bit Bus Transceivers with 3-State Outputs. Logic Diagram

9240LP LPTVREF. Memory DESCRIPTION: FEATURES: 14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC. 9240LP Block Diagram 9240LP

256K (32K x 8) Paged Parallel EEPROM AT28C256

54LVTH244A. 3.3V ABT 8-Bit Octal Buffers/Drivers FEATURES: DESCRIPTION: Logic Diagram

Low-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation

54LVTH Memory FEATURES: DESCRIPTION: 16-Bit Buffers/Drivers with 3-State Outputs. Logic Diagram

OP400A. Quad Low-Offset, Low-Power Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram (One Amplifier)

Microprocessor-compatible 8-Bit ADC. Memory FEATURES: Logic Diagram DESCRIPTION:

4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT29BV040A

7809ALP 16-Bit Latchup Protected Analog to Digital Converter

7809ALP 16-Bit Latchup Protected Analog to Digital Converter

768A PRELIMINARY. Memory FEATURES: DESCRIPTION: 16-BIT, 30 MSPS DIGITAL-TO-ANALOG CONVERTER 768A. Functional Block Diagram

Pin Connection (Top View)

P4C1257/P4C1257L. ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS. Separate Data I/O

1M Async Fast SRAM. Revision History CS16FS1024(3/5/W) Rev. No. History Issue Date

2M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr..15,2014

4M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr.15,2014

16M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr. 15,2014

P4C147 ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM

P4C1299/P4C1299L. ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM FEATURES DESCRIPTION. Full CMOS, 6T Cell. Data Retention with 2.0V Supply (P4C1299L)

128 Channel Multiplexer DESCRIPTION: FEATURES: See page 2 for pin assignments. (631) Fax: (631)

32M Async Fast SRAM. Rev. No. History Issue Date 1.0 Initial issue Apr. 26,2017

Radiation Hardened 32K x 8 CMOS EEPROM

P4C164LL. VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa

Am27C Megabit (524,288 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

4-Megabit (512K x 8) OTP EPROM AT27C040

PY263/PY264. 8K x 8 REPROGRAMMABLE PROM FEATURES DESCRIPTION. EPROM Technology for reprogramming. Windowed devices for reprogramming.

P4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM

NTE27C D Integrated Circuit 2 Mbit (256Kb x 8) UV EPROM

SPI Serial EEPROMs AT25128A AT25256A

1-Megabit (128K x 8) Unregulated Battery-Voltage OTP EPROM AT27BV010

256K (32K x 8) OTP EPROM AT27C256R

NTE27C256 12D, NTE27C256 15D, NTE27C256 70D Integrated Circuit 256 Kbit (32Kb x 8) UV EPROM 28 Lead DIP Type Package

A4 A3 A2 A1 A0 DQ0 DQ15. DQ2 DQ3 Vcc GND DQ4 DQ5 DQ6 DQ7 WE A16 A15 A14 A13 A12

TOSHIBA MOS MEMORY PRODUCTS TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

524,288-Word x 16-Bit or 1,048,576-Word x 8-Bit One Time PROM

P4C1256L LOW POWER 32K X 8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA

8Mb (1M x 8) One-time Programmable, Read-only Memory

1M Words By 8 bit. Rev. No. History Issue Date Remark 1.0 Initial issue Aug.17,2016

1Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 16 I/O 0 -I/O 7

SOIC (SOP) NC A8 A9 A10 A11 A12 A13 A14 A15 A16 NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 BYTE/VPP GND O15/A-1 GND O7 O14 O6 O13 O5 O12 O4 VCC

3-wire Serial EEPROM AT93C86. Features. Description. Pin Configurations 8-lead PDIP. 16K (2048 x 8 or 1024 x 16)

SRAM AS5C K x 8 SRAM Ultra Low Power SRAM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION

NTE74S188 Integrated Circuit 256 Bit Open Collector PROM 16 Lead DIP Type Package

5V 128K X 8 HIGH SPEED CMOS SRAM

NOTE: This product has been replaced with UT28F256QLE or SMD device types 09 and 10.

NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM

4Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 17 I/O 0 -I/O 15 V CC V SS

High Speed Super Low Power SRAM CS18LV Revision History. 8K-Word By 8 Bit

Pm39LV512 / Pm39LV010

Standard Products UT54ACTS220 Clock and Wait-State Generation Circuit. Datasheet November 2010

74LVC373ATTR OCTAL D-TYPE LATCH HIGH PERFORMANCE

NM27C010 1,048,576-Bit (128K x 8) High Performance CMOS EPROM

DS1270W 3.3V 16Mb Nonvolatile SRAM

UT28F64 Radiation-Hardened 8K x 8 PROM Data Sheet

74AC574B OCTAL D-TYPE FLIP-FLOP WITH 3 STATE OUTPUTS (NON INVERTED)

4-Megabit (512K x 8) OTP EPROM AT27C040. Features. Description. Pin Configurations


Obsolete Product(s) - Obsolete Product(s)

NM93C56 2K-Bit Serial CMOS EEPROM (MICROWIRE Bus Interface)

M74HC273TTR OCTAL D TYPE FLIP FLOP WITH CLEAR

FST3253 Dual 4:1 Multiplexer/Demultiplexer Bus Switch

NM27C ,288-Bit (64K x 8) High Performance CMOS EPROM

TC55VBM316AFTN/ASTN40,55

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

M74HC165TTR 8 BIT PISO SHIFT REGISTER

M74HC4094TTR 8 BIT SIPO SHIFT LATCH REGISTER (3-STATE)

DS1642 Nonvolatile Timekeeping RAM

8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006

HT27C020 OTP CMOS 256K 8-Bit EPROM

M74HC259TTR 8 BIT ADDRESSABLE LATCH

3-wire Serial EEPROM AT93C86. Features. Description. Pin Configurations. 16K (2048 x 8 or 1024 x 16)

Radiation Hardened 8K x 8 CMOS EEPROM

M74HC563TTR OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT INVERTING

74LCX573TTR OCTAL D-TYPE LATCH NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

74ABT377 Octal D-Type Flip-Flop with Clock Enable

FM27C ,144-Bit (32K x 8) High Performance CMOS EPROM

M74HC175TTR QUAD D-TYPE FLIP FLOP WITH CLEAR

PIN CONNECTION AND IEC LOGIC SYMBOLS

Functional Block Diagram. Row Decoder. 512 x 512 Memory Array. Column I/O. Input Data Circuit. Column Decoder A 9 A 14. Control Circuit

NMC27C32B Bit (4096 x 8) CMOS EPROM

1 OE 1D 2D 2Q 3Q 3D 4D 4Q GND 10

74AC821 74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

Transcription:

256K EEPROM (32K x 8-Bit) Logic Diagram FEATURES: RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - > 1 Krad (Si), dependent upon space mission Excellent Single Event Effects @ 25C: - SEL TH LET: (Device)> 12MeV cm 2/ mg - SEU TH LET ( Cells): > 9 MeV cm 2/ mg - SEU TH LET (Write mode): > 18 MeV cm 2/ mg - SEU TH LET (Read mode): > 4 MeV cm 2/ mg Package: - 28 pin RAD-PAK flat pack - 28 pin RAD-PAK DIP - JEDEC approved byte wide pinout High Speed: - 12, 15, and 2 maximum access times available High endurance: - 1, erase/write (in Page Mode), 1-year data retention Page Write Mode: - 1 to 64 bytes Low power dissipation: - 15mA active current (cycle = 1 µs) - 2µA standby current (CE = V CC ) DESCRIPTION: Maxwell Technologies high deity 256k-bit EEPROM microcircuit features a greater than 1 krad (Si) total dose tolerance, depending upon space mission. The is capable of in-system electrical byte and page programmability. It has a 64-Byte page programming function to make its erase and write operatio faster. It also features data polling to indicate the completion of erase and programming operatio. Maxwell Technologies' patented RAD-PAK packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides greater than 1 krad (Si) radiation dose tolerance. This product is available with screening up to Maxwells Class S. 3.2.15 Rev 6 1 (858) 53-33 - Fax: (858) 53-331- www.maxwell.com 215 Maxwell Technologies

TABLE 1. PINOUT DESCRIPTION PIN SYMBOL DESCRIPTION *1-3, 25, 24, A-A14 Address 21, 23, 2, 26, 1 11-13, 15-19 I/O-I/O7 Input/Output 22 OE Output Enable 2 CE Chip Enable 27 WE Write Enable 28 V CC Power Supply 14 V SS Ground *Refer to diagram on Page 1 for pin relatiohip. TABLE 2. ABSOLUTE MAXIMUM RATINGS PARAMETER SYMBOL MIN MAX UNITS Supply Voltage (Relative to V SS ) V CC -.6 7. V Input Voltage (Relative to V SS ) V IN -.5 1 7. V Operating Temperature Range 2 T OPR -55 125 C Storage Temperature Range T STG -65 15 C 1. V IN = -3. V for pulse width > 5. 2. Including electrical characteristics and data retention. TABLE 3. DELTA LIMITS PARAMETER VARIATION I CC 1 ±1% I CC 2 ±1% I CC 3A ±1% I CC 3B ±1% 3.2.15 Rev 6 2 215 Maxwell Technologies

TABLE 4. RECOMMENDED OPERATING CONDITIONS PARAMETER SYMBOL MIN MAX UNITS Supply Voltage V CC 4.5 5.5 V Input Voltage V IL V IH V H -.3 1 2.2 V CC -.5.8 V CC +.3 V CC +1 V V V Thermal Impedance Flat Package JC.87 C/W Thermal Impedance DIP Package JC.86 C/W Operating Temperature Range T OPR -55 125 C 1. V IL min= -1.V for pulse width < 5. TABLE 5. CAPACITANCE (T A = 25 C, f = 1 MHz) PARAMETER SYMBOL MIN MAX UNITS Input Capacitance: V IN = V 1 C IN 6 pf Output Capacitance: V OUT = V 1 C OUT 12 pf 1. Guaranteed by design. TABLE 6. DC ELECTRICAL CHARACTERISTICS (V CC =5. V ± 1%, T A = -55 TO +125 C UNLESS OTHERWISE SPECIFIED) PARAMETER CONDITIONS SYMBOL MIN MAX UNITS Input Leakage Current V CC = 5.5 V, V IN = 5.5 V I LI 2 ua Output Leakage Current V CC =5.5 V, V OUT =5.5 V/.4 V I LO 2 ua Standby V CC Current CE = V CC I CC1 2 ua CE = V IH I CC2 1 ma Operating V CC Current I OUT = ma Duty = 1% V CC =5.5V Cycle = 1 us I OUT = ma Duty = 1% V CC = 5.5 V Cycle = 15 I CC3 15 ma 5 Input Low Voltage V IL.8 V Input High Voltage V IH 2.2 V V H V CC -.5 V Output Low Voltage I LO = 2.1 ma V OL.4 V Output High Voltage I OH = -4 ua V OH 2.4 V 3.2.15 Rev 6 3 215 Maxwell Technologies

TABLE 7. AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION 1 (V CC = 5.V ±1%, T A = -55 TO 125 C UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL MIN MAX UNITS Address Access Time CE = OE = V IL, WE = V IH -12-15 -2 t ACC 12 15 2 CE to Output Delay OE = V IL, WE = V IH -12-15 -2 t CE 12 15 2 Output Enable Access Time CE = V IL, WE = V IH -12-15 -2 t OE 75 75 9 Output Hold from Address CE = OE = V IL, WE = V IH -12-15 -2 Output Disable to High-Z CE = V IL, WE = V IH 2-12 -15-2 t OH t DF 5 5 6 1. Test conditio: Input pulse levels - V to 3V; input rise and fall times < 2 ; output load - 1 TTL gate + 1 pf (including scope and jig); reference levels for measuring timing -.8V/1.8V. 2. t DF and t DFR are defined as the time at which the output becomes an open circuit and data is no longer driven. TABLE 8. AC ELECTRICAL CHARACTERISTICS FOR PAGE/BYTE ERASE AND WRITE OPERATIONS (V CC = 5.V ±1%, T A = -55 TO 125 C UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL MIN 1 TYP MAX UNITS Address Setup Time -12-15 -2 t AS CE to Write Setup Time -12-15 -2 t CS 2 Chip Enable to Write Setup Time (WE Controlled) -12-15 -2 t WS 3 3.2.15 Rev 6 4 215 Maxwell Technologies

TABLE 8. AC ELECTRICAL CHARACTERISTICS FOR PAGE/BYTE ERASE AND WRITE OPERATIONS (V CC = 5.V ±1%, T A = -55 TO 125 C UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL MIN 1 TYP MAX UNITS WE Hold Time -12-15 -2 t WH 3 WE Pulse Width -12-15 -2 CE Pulse Width -12-15 -2 t WP 2 t CW 3 2 25 35 2 25 35 Address Hold Time -12-15 -2 Data Setup Time -12-15 -2 t AH 15 15 15 t DS 75 1 15 Data Hold Time -12-15 -2 t DH 1 1 1 Chip Enable Hold Time 2-12 -15-2 t CH Output Enable to Write Setup Time -12-15 -2 t OES Output Enable Hold Time -12-15 -2 t OEH Data Latch Time 4-12 -15-2 t DL 25 3 4 Write Cycle Time -12-15 -2 t WC 1 1 1 ms 3.2.15 Rev 6 5 215 Maxwell Technologies

TABLE 8. AC ELECTRICAL CHARACTERISTICS FOR PAGE/BYTE ERASE AND WRITE OPERATIONS (V CC = 5.V ±1%, T A = -55 TO 125 C UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL MIN 1 TYP MAX UNITS Byte Load Window 4-12 -15-2 t BL 1 1 2 us Byte Load Cycle 4-12 -15-2 t BLC.55.55.55 3 3 3 us Write Start Time -12-15 -2 t DW 15 15 25 1. Use this device in a longer cycle than this value. 2. WE controlled operation. 3. CE controlled operation. 4. Not tested. TABLE 9. MODE SELECTION 1 MODE CE OE WE I/O Write V IL V IL V IH D OUT Standby V 2 H X X HIGH-Z Write V IL V IH V IL D IN Deselect V IL V IH V IH HIGH-Z Write Inhibit X X V IH X V IL X Data\ Polling V IL V IL V IH DATA-OUT (I/O7) Program X X X HIGH-Z 1. X = Does not matter. 2. V H = Vcc 3.2.15 Rev 6 6 215 Maxwell Technologies

FIGURE 1. READ TIMING WAVEFORM FIGURE 2. BYTE WRITE TIMING WAVEFORM (1) (WE CONTROLLED) 3.2.15 Rev 6 7 215 Maxwell Technologies

FIGURE 3. BYTE WRITE TIMING WAVEFORM (2) (CE CONTROLLED) FIGURE 4. PAGE WRITE TIMING WAVEFORM (1) (WE CONTROLLED) 3.2.15 Rev 6 8 215 Maxwell Technologies

FIGURE 5. PAGE WRITE TIMING WAVEFORM (2) (CE CONTROLLED) FIGURE 6. DATA POLLING TIMING WAVEFORM 3.2.15 Rev 6 9 215 Maxwell Technologies

EEPROM APPLICATION NOTES This application note describes the programming procedures for the EEPROM modules and the details of various techniques to preserve data protection. Automatic Page Write Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle, and allows the undefined data within 64 bytes to be written corresponding to the undefined address (A to A5). Loading the first byte of data, the data load window ope 3 µs for the second byte. In the same manner each additional byte of data can be loaded within 3 µs. When CE and WE are kept high for 15us after data input, EEPROM enters erase and write mode automatically and only the input data are written into the EEPROM. WE CE Pin Operation During a write cycle, addresses are latched by the falling edge of WE or CE, and data is latched by the rising edge of WE or CE. Data Polling Data Polling function allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O 7 to indicate that the EEPROM is performing a write operation. Data Protection To protect the data during operation and power on/off, the EEPROM has the internal functio described below. 1. Data Protection agait Noise of Control Pi (CE, OE, WE) during Operation. During readout or standby, noise on the control pi may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the EEPROM has a noise cancellation function that cuts noise if its width is 2 or less in programming mode. Be careful not to allow noise of a width of more than 2 on the control pi. 3.2.15 Rev 6 1 215 Maxwell Technologies

256K EEPROM (32K x 8-Bit) EEPROM 28 PIN RAD-PAK FLAT PACKAGE SYMBOL DIMENSION MIN NOM MAX A.165.177.189 b.15.17.22 c.3.5.9 D.72.74 E.38.41.42 E1.44 E2.18.24 E3.3.85 e.5 BSC L.39.4.41 Q.4.5.53 S1.5.27 N 28 F28-3 Note: All dimeio in inches. 3.2.15 Rev 6 11 215 Maxwell Technologies

256K EEPROM (32K x 8-Bit) EEPROM 28 PIN RAD-PAK DUAL IN LINE PACKAGE SYMBOL DIMENSION MIN NOM MAX A.177.225 b.14.18.26 b2.45.5.65 c.8.1.18 D 1.4 1.485 E.51.595.62 ea.6 BSC ea/2.3 BSC e.1 BSC L.14.15.16 Q.15.4.6 S1.5.25 S2.5 N 28 Note: All dimeio in inches. 3.2.15 Rev 6 12 215 Maxwell Technologies

256K EEPROM (32K x 8-Bit) EEPROM Important Notice: These data sheets are created using the chip manufacturer s published specificatio. Maxwell Technologies verifies functionality by testing key parameters either by 1% testing, sample testing or characterization. The specificatio presented within these data sheets represent the latest and most accurate information available to date. However, these specificatio are subject to change without notice and Maxwell Technologies assumes no respoibility for the use of this information. Maxwell Technologies products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies. Any claim agait Maxwell Technologies must be made within 9 days from the date of shipment from Maxwell Technologies. Maxwell Technologies liability shall be limited to replacement of defective parts. 3.2.15 Rev 6 13 215 Maxwell Technologies

Product Ordering Optio Model Number XX X X -XX Feature Access Time Option Details 12 = 12 15 = 15 2 = 2 Screening Flow Monolithic S = Maxwell Class S B = Maxwell Class B E = Engineering (testing @ +25 C) I = Industrial (testing @ -55 C, +25 C, +125 C) Package D = Dual In-line Package (DIP) F = Flat Pack Radiation Feature RP = RAD-PAK package RT1 = Guaranteed to 1 krad at die level RT2 = Guaranteed to 25 krad at die level RT4 = Guaranteed to 4 krad at die level Base Product Nomenclature 256K EEPROM (32K x 8-Bit) Low Voltage EEPROM 3.2.15 Rev 6 14 215 Maxwell Technologies