CD4028. CMOS BCD-To-Decimal Decoder. Pinout. Features. Functional Diagram. Applications. Description.

Similar documents
DATASHEET CD4028BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS BCD-To-Decimal Decoder. FN3303 Rev 0.

CD4063BMS. CMOS 4-Bit Magnitude Comparator. Pinout. Features. Functional Diagram. Applications. Description. December 1992

CD4585BMS. CMOS 4-Bit Magnitude Comparator. Features. Pinout. Functional Diagram. Applications. Description. December 1992

CD40174BMS. CMOS Hex D -Type Flip-Flop. Features. Pinout. Applications. Functional Diagram. Description. December 1992

DATASHEET CD4027BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Dual J-KMaster-Slave Flip-Flop. FN3302 Rev 0.

DATASHEET CD4503BMS. Features. Applications. Functional Diagram. Pinout. CMOS Hex Buffer. FN3335 Rev 0.00 Page 1 of 8. December FN3335 Rev 0.

DATASHEET CD4013BMS. Pinout. Features. Functional Diagram. Applications. Description. CMOS Dual D -Type Flip-Flop. FN3080 Rev 0.

DATASHEET CD4504BMS. Pinout. Features. Functional Diagram. Description. CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation

DATASHEET CD4060BMS. Pinout. Features. Functional Diagram. Oscillator Features. Applications. Description

DATASHEET CD4069UBMS. Features. Pinout. Applications. Functional Diagram. Description. Schematic Diagram. CMOS Hex Inverter

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

DATASHEET CD4098BMS. Description. Features. Applications. Pinout. CMOS Dual Monostable Multivibrator. FN3332 Rev 0.00 Page 1 of 11.

DATASHEET CD14538BMS. Description. Features. Applications. Functional Diagram. Pinout. CMOS Dual Precision Monostable Multivibrator

CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers

DATASHEET CD4029BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Presettable Up/Down Counter. FN3304 Rev 0.

DATASHEET. CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers. Features. Description. Applications. FN3316 Rev 0.

DATASHEET CD40105BMS. Features. Description. Applications. Pinout. Functional Diagram. CMOS FIFO Register. FN3353 Rev 0.00 Page 1 of 10.

CD40102BMS CD40103BMS CMOS 8-Stage Presettable Synchronous Down Counters

CD4094. CMOS 8-Stage Shift-and-Store Bus Register. Pinout. Features. Functional Diagram Applications. Description. December 1992

DATASHEET CD4066BMS. Description. Features. Pinout. Applications. CMOS Quad Bilateral Switch. Rev X.00 Page 1 of 9. Jan 13, Rev X.

DATASHEET HCS132MS. Pinouts. Features. Description. Ordering Information. Functional Diagram. Radiation Hardened Quad 2-Input NAND Schmitt Trigger

DATASHEET ACTS373MS. Features. Pinouts 20 LEAD CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR, CDIP2-T20, LEAD FINISH C TOP VIEW.

CD4518BMS, CD4520BMS. CMOS Dual Up Counters. Features. Pinout. Functional Diagram. Applications. Description. December 1992

. BCD-TO-DECIMAL DECODING OR BINARY- . HIGH DECODED OUTPUTDRIVE CAPABILITY . POSITIVE LOGIC INPUTS AND OUTPUTS : HCC/HCF4028B BCD-TO-DECIMAL DECODER

UTC UNISONIC TECHNOLOGIES CO. LTD 1 INVERTER CIRCUITS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

Low Power Consumption IPS009BL9_BL9A_BLAA AT Cut 32KHz SPXO

MOS INTEGRATED CIRCUIT

High Voltage CMOS Logic. <Logic Gate> General-purpose CMOS Logic IC Series (BU4S,BU4000B Series)

Note that none of the above MAY be a VALID ANSWER.

Quad 2-input AND gate

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

HMC677G32 INTERFACE - SMT. 6-Bit SERIAL/PARALLEL SWITCH DRIVER/CONTROLLER. Typical Applications. Features. Functional Diagram. General Description

Presettable Counter High-Speed Silicon-Gate CMOS

PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:

FAST CMOS OCTAL BUFFER/LINE DRIVER

Triple Processor Supervisors ADM13307

PO54G00A, PO74G00A. Pin Configuration. Pin Description. Logic Block Diagram. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 1B

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

IPS009 series IC CMOS SPXO

IPS009 series IC CMOS SPXO

MC14040B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

.LOW ON RESISTANCE: 125Ω (typ.) OVER 15

Dual Processor Supervisors with Watchdog ADM13305

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

DEI1026A Six Channel Discrete-to-Digital Interface Sensing Open/Ground Signals

LSI/CSI LS7560N LS7561N BRUSHLESS DC MOTOR CONTROLLER

3.3V CMOS 20-BIT BUFFER

FAST CMOS OCTAL LATCHED TRANSCEIVER

HI-1579A MIL-STD-1553 / V Monolithic Dual Transceivers

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

Quad 2-input NAND Schmitt trigger

2ºC.F.S.E 3. ANEXO. pág. 1

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

HCC/HCF4017B HCC/HCF4022B

3.3V CMOS 16-BIT REGISTER (3-STATE)

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

DIFFERENTIAL ECL-to-TTL TRANSLATOR

FAST CMOS 8-BIT IDENTITY COMPARATOR

3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

UT54LVDS032 Quad Receiver Advanced Data Sheet

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

HCF4097B ANALOG DIFFERENTIAL 8 CHANNEL MULTIPLEXER/DEMULTIPLEXER

IDT54/74FCT162244T/AT/CT/ET

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

500MHz TTL/CMOS Potato Chip

SN75150 DUAL LINE DRIVER

HI-1567, HI-1568 MIL-STD-1553 / V Monolithic Dual Transceivers

Rad-hard 16-bit transceiver, 1.8 V to 3.3 V bidirectional level shifter. Description. Temp. range. Notes: (1) SMD = standard microcircuit drawing

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Programmable Low Voltage 1:10 LVDS Clock Driver ADN4670

IDT54/74FCT16374AT/CT/ET

L293, L293D QUADRUPLE HALF-H DRIVERS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

FAST CMOS 16-BIT REGISTER (3-STATE)

3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: DESCRIPTION: DRIVE FEATURES:

IDT54/74FCT16240AT/CT/ET

Low voltage 16-bit constant current LED sink driver with auto power-saving. Description

IDT74ALVC V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

RT9041F. 500mA, Low Voltage, LDO Regulator with External Bias Supply. General Description. Features. Applications. Ordering Information

HI-1573, HI-1574 MIL-STD V Monolithic Dual Transceivers

Octal 3-State Noninverting Transparent Latch High-Performance Silicon-Gate CMOS

HI-8444, HI-8445, HI-8448

3.3V CMOS 16-BIT 2DIR 1OE 36

RT9041E. 500mA, Low Voltage, LDO Regulator with External Bias Supply. General Description. Features. Applications. Ordering Information RT9041E-

Transcription:

CD CMOS BCD-To-Decimal Decoder Features Pinout High Voltage Type (V Rating) BCD-to-Decimal Decoding or Binary-to-Octal Decoding TOP VIEW High Decoded Output Drive Capability Positive Logic Inputs and Outputs - Decoded Outputs Go High On Selection Medium-Speed Operation - tphl, tplh = ns (typ) at VDD = V VDD B C Standardized Symmetrical Output Characteristics D % Tested For Quiescent Current at V A Maximum Input Current of µa at V Over Full Package-Temperature Range; - na at V and + o C VSS Noise Margin (Over Full Package Temperature Range): - V at VDD = V - V at VDD = V -.V at VDD = V V, V and V Parametric Ratings Meets All Requirements of JEDEC Tentative Standard No. B, Standard Specifications for Description of B Series CMOS Devices Applications Code Conversion Indication-Tube Decoder Functional Diagram -BIT BINARY BCD A B C D V DD BUFFERED OCTAL DECODED OUTPUTS ( OF ) BUFFERED DECIMAL DECODED OUTPUTS ( OF ) Address Decoding - Memory Selection Control V SS Description types are BCD-to-decimal or binary-to-octal decoders consisting of buffering on all inputs, decoding logic gates, and output buffers. A BCD code applied to the four inputs, A to D, results in a high level at the selected one of decimal decoded outputs. Similarly, a -bit binary code applied to inputs A through C is decoded in octal code at output to if D =. High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications. The is supplied in these -lead outline packages: Braze Seal DIP HS Frit Seal DIP HE Ceramic Flatpack HX

Specifications Absolute Maximum Ratings DC Supply Voltage Range, (VDD)............... -.V to +V (Voltage Referenced to VSS Terminals) Input Voltage Range, All Inputs.............-.V to VDD +.V DC Input Current, Any One Input........................±mA Operating Temperature Range................ - o C to + o C Package Types D, F, K, H Storage Temperature Range (TSTG)........... - o C to + o C Lead Temperature (During Soldering)................. + o C At Distance / ± / Inch (.mm ±.mm) from case for s Maximum Reliability Information Thermal Resistance................ θ ja θ jc Ceramic DIP and FRIT Package..... o C/W o C/W Flatpack Package................ o C/W o C/W Maximum Package Power Dissipation (PD) at + o C For TA = - o C to + o C (Package Type D, F, K)...... mw For TA = + o C to + o C (Package Type D, F, K).....Derate Linearity at mw/ o C to mw Device Dissipation per Output Transistor............... mw For TA = Full Package Temperature Range (All Package Types) Junction Temperature.............................. + o C TABLE. DC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A LIMITS PARAMETER SYMBOL CONDITIONS (NOTE ) SUBGROUPS TEMPERATURE MIN MAX UNITS Supply Current IDD VDD = V, VIN = VDD or GND + o C - µa + o C - µa VDD = V, VIN = VDD or GND - o C - µa Input Leakage Current IIL VIN = VDD or GND VDD = + o C - - na + o C - - na VDD = V - o C - - na Input Leakage Current IIH VIN = VDD or GND VDD = + o C - na + o C - na VDD = V - o C - na Output Voltage VOL VDD = V, No Load,, + o C, + o C, - o C - mv Output Voltage VOH VDD = V, No Load (Note ),, + o C, + o C, - o C. - V Output Current (Sink) IOL VDD = V, VOUT =.V + o C. - ma Output Current (Sink) IOL VDD = V, VOUT =.V + o C. - ma Output Current (Sink) IOL VDD = V, VOUT =.V + o C. - ma Output Current (Source) IOHA VDD = V, VOUT =.V + o C - -. ma Output Current (Source) IOHB VDD = V, VOUT =.V + o C - -. ma Output Current (Source) IOH VDD = V, VOUT =.V + o C - -. ma Output Current (Source) IOH VDD = V, VOUT =.V + o C - -. ma N Threshold Voltage VNTH VDD = V, ISS = -µa + o C -. -. V P Threshold Voltage VPTH VSS = V, IDD = µa + o C.. V Functional F VDD =.V, VIN = VDD or GND + o C VOH > VOL < V VDD = V, VIN = VDD or GND + o C VDD/ VDD/ VDD = V, VIN = VDD or GND A + o C VDD = V, VIN = VDD or GND B - o C Input Voltage Low (Note ) VIL VDD = V, VOH >.V, VOL <.V,, + o C, + o C, - o C -. V Input Voltage High (Note ) Input Voltage Low (Note ) Input Voltage High (Note ) NOTES: VIH VDD = V, VOH >.V, VOL <.V,, + o C, + o C, - o C. - V VIL VIH VDD = V, VOH >.V, VOL <.V VDD = V, VOH >.V, VOL <.V. All voltages referenced to device GND, % testing being implemented.. Go/No Go test with limits applied to inputs.,, + o C, + o C, - o C - V,, + o C, + o C, - o C - V. For accuracy, voltage is measured differentially to VDD. Limit is.v max.

Specifications TABLE. AC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A LIMITS PARAMETER SYMBOL CONDITIONS (NOTE, ) SUBGROUPS TEMPERATURE MIN MAX UNITS Propagation Delay TPHL VDD = V, VIN = VDD or GND + o C - ns TPLH, + o C, - o C - ns Transition Time TTHL VDD = V, VIN = VDD or GND + o C - ns TTLH, + o C, - o C - ns NOTES:. CL = pf, RL = K, Input TR, TF < ns.. - o C and + o C limits guaranteed, % testing being implemented. TABLE. ELECTRICAL PERFORMANCE CHARACTERISTICS LIMITS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD VDD = V, VIN = VDD or GND, - o C, + o C - µa + o C - µa VDD = V, VIN = VDD or GND, - o C, + o C - µa + o C - µa VDD = V, VIN = VDD or GND, - o C, + o C - µa + o C - µa Output Voltage VOL VDD = V, No Load, + o C, + o C, - mv - o C Output Voltage VOL VDD = V, No Load, + o C, + o C, - o C Output Voltage VOH VDD = V, No Load, + o C, + o C, - o C Output Voltage VOH VDD = V, No Load, + o C, + o C, - o C - mv. - V. - V Output Current (Sink) IOL VDD = V, VOUT =.V, + o C. - ma - o C. - ma Output Current (Sink) IOL VDD = V, VOUT =.V, + o C. - ma - o C. - ma Output Current (Sink) IOL VDD = V, VOUT =.V, + o C. - ma - o C. - ma Output Current (Source) IOHA VDD = V, VOUT =.V, + o C - -. ma - o C - -. ma Output Current (Source) IOHB VDD = V, VOUT =.V, + o C - -. ma - o C - -. ma Output Current (Source) IOH VDD = V, VOUT =.V, + o C - -. ma - o C - -. ma Output Current (Source) IOH VDD =V, VOUT =.V, + o C - -. ma - o C - -. ma Input Voltage Low VIL VDD = V, VOH > V, VOL < V, + o C, + o C, - o C - V Input Voltage High VIH VDD = V, VOH > V, VOL < V, + o C, + o C, - o C - V

Specifications Propagation Delay TABLE. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE TPHL TPLH VDD = V,, + o C - ns VDD = V,, + o C - ns Transition Time TTHL VDD = V,, + o C - ns TTLH VDD = V,, + o C - ns Input Capacitance CIN, + o C -. pf NOTES:. All voltages referenced to device GND.. The parameters listed on Table are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.. CL = pf, RL = K, Input TR, TF < ns. MIN LIMITS MAX UNITS TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS LIMITS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD VDD = V, VIN = VDD or GND, + o C - µa N Threshold Voltage VNTH VDD = V, ISS = -µa, + o C -. -. V N Threshold Voltage VTN VDD = V, ISS = -µa, + o C - ± V Delta P Threshold Voltage VTP VSS = V, IDD = µa, + o C.. V P Threshold Voltage VTP VSS = V, IDD = µa, + o C - ± V Delta Functional F VDD = V, VIN = VDD or GND VDD = V, VIN = VDD or GND + o C VOH > VDD/ Propagation Delay Time TPHL TPLH NOTES:. All voltages referenced to device GND.. CL = pf, RL = K, Input TR, TF < ns. VOL < VDD/ VDD = V,,, + o C -. x + o C Limit. See Table for + o C limit.. Read and Record V ns TABLE. BURN-IN AND LIFE TEST DELTA PARAMETERS + O C PARAMETER SYMBOL DELTA LIMIT Supply Current - MSI- IDD ±.µa Output Current (Sink) IOL ± % x Pre-Test Reading Output Current (Source) IOHA ± % x Pre-Test Reading TABLE. APPLICABLE SUBGROUPS CONFORMANCE GROUP MIL-STD- METHOD GROUP A SUBGROUPS READ AND RECORD Initial Test (Pre Burn-In) %,, IDD, IOL, IOHA Interim Test (Post Burn-In) %,, IDD, IOL, IOHA Interim Test (Post Burn-In) %,, IDD, IOL, IOHA PDA (Note ) %,,, Deltas Interim Test (Post Burn-In) %,, IDD, IOL, IOHA PDA (Note ) %,,, Deltas

Specifications CONFORMANCE GROUP TABLE. APPLICABLE SUBGROUPS (Continued) MIL-STD- METHOD GROUP A SUBGROUPS READ AND RECORD Final Test %,, A, B,, Group A Sample,,,, A, B,,, Group B Subgroup B- Sample,,,, A, B,,,, Deltas Subgroups,,,,, Subgroup B- Sample,, Group D Sample,,, A, B, Subgroups, NOTE:. % Parameteric, % Functional; Cumulative for Static and. TABLE. TOTAL DOSE IRRADIATION MIL-STD- TEST READ AND RECORD CONFORMANCE GROUPS METHOD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD Group E Subgroup,, Table, Table TABLE. BURN-IN AND IRRADIATION TEST CONNECTIONS FUNCTION OPEN GROUND VDD V ± -.V Static Burn-In -,,,, - Note Static Burn-In Note Dynamic Burn- In Note Irradiation Note -,,, -, OSCILLATOR khz khz - -,,,,, -,,, -, NOTE:. Each pin except VDD and GND will have a series resistor of K ± %, VDD = V ±.V. Each pin except VDD and GND will have a series resistor of K ± %; Group E, Subgroup, sample size is dice/wafer, failures, VDD = V ±.V

Logic Diagram A B C D VDD ALL ARE PROTECTED BY CMOS PROTECTION NETWORK VSS TABLE. TRUTH TABLE D C B A = HIGH LEVEL = LOW LEVEL

Typical Performance Characteristics OUTPUT LOW (SINK) CURRENT (IOL) (ma) AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = V V V OUTPUT LOW (SINK) CURRENT (IOL) (ma)...... AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = V V V DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. TYPICAL OUTPUT LOW (SINK) CURRENT CAPACITANCE DRAIN-TO-SOURCE VOLTAGE (VDS) (V) FIGURE. MINIMUM OUTPUT LOW (SINK) CURRENT CAPACITANCE PROPAGATION DELAY TIME (tphl, tplh) (ns) AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE (VDD) = V V V LOAD CAPACITANCE (CL) (pf) DRAIN-TO-SOURCE VOLTAGE (VDS) (V) - - - AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = -V -V -V - - - - - - OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) FIGURE. TYPICAL PROPAGATION DELAY TIME AS A FUNCTION OF LOAD CAPACITANCE DRAIN-TO-SOURCE VOLTAGE (VDS) (V) - - - AMBIENT TEMPERATURE (T A ) = + o C GATE-TO-SOURCE VOLTAGE (VGS) = -V -V -V FIGURE. MINIMUM OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS - - - OUTPUT HIGH (SOURCE) CURRENT (IOH) (ma) FIGURE. TYPICAL OUTPUT HIGH (SOURCE) CURRENT CHARACTERISTICS POWER DISSIPATION (PD) (µw) AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE (VDD) = V V FIGURE. TYPICAL DYNAMIC POWER DISSIPATION AS A FUNCTION OF INPUT FREQUENCY V INPUT FREQUENCY (fi) (khz) V CL = pf CL = pf

Typical Performance Characteristics (Continued) AMBIENT TEMPERATURE (T A ) = + o C TRANSITION TIME (tthl, ttlh) (ns) SUPPLY VOLTAGE (VDD) = V V V LOAD CAPACITANCE (CL) (pf) FIGURE. TYPICAL TRANSITION TIME AS A FUNCTION OF LOAD CAPACITANCE Typical Applications The circuit shown in Figure converts any -bit code to a decimal or hexadecimal code. Table shows a number of codes and the decimal or hexadecimal number in these codes which must be applied to the input terminals of the to select a particular output. For example: in order to get a high on output number the input must be either an expressed in -bit Binary code, a expressed in -Bit Gray code, or a expressed in Excess- code. / CDB OUTPUTS FIGURE. CODE CONVERSION CIRCUIT TABLE. CODE CONVERSION CHART HEXA- DECIMAL INPUT CODES DECIMAL OUTPUT NUMBER -BIT BINARY -BIT GRAY EXCESS- EXCESS- GRAY AIKEN --- D C B A

TABLE. CODE CONVERSION CHART (Continued) HEXA- DECIMAL INPUT CODES DECIMAL OUTPUT NUMBER D C B A -BIT BINARY -BIT GRAY EXCESS- EXCESS- GRAY AIKEN --- BCD D C B A (TRADEMARK) BURROUGHS CORP. OF NUMERALS VT TUBE REQUIREMENTS TYPE VT(Vdc) NUMERAL ma/ BURROUGHS B B/ B B TRANSISTOR CHARACTERISTICS Leakage with transistor cutoff.ma V(BR)CEO V FIGURE. NEON READOUT (NIXIE TUBE) DISPLAY APPLICATION E F A B C D INHIBIT (NO SELECTION) ------ ------ ------ ------ ------ ------ ------ / CDB OUTPUTS (SELECTED OUTPUT IS HIGH) FIGURE. -BIT BINARY TO -OF- ADDRESS DECODER

Chip Dimensions and Pad Layout Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( - inch) METALLIZATION: Thickness: kå kå, AL. PASSIVATION:.kÅ -.kå, Silane BOND PADS:. inches X. inches MIN DIE THICKNESS:. inches -. inches