Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

Similar documents
Differential Amplifiers/Demo

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Current Source/Sinks

EE301 Electronics I , Fall

Chapter 4: Differential Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

ECEN 474/704 Lab 6: Differential Pairs

Chapter 13: Introduction to Switched- Capacitor Circuits

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

EE301 Electronics I , Fall

Chapter 13 Oscillators and Data Converters

The Differential Amplifier. BJT Differential Pair

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Lab 4: Supply Independent Current Source Design

Atypical op amp consists of a differential input stage,

An introduction to Depletion-mode MOSFETs By Linden Harrison

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

Tuesday, March 22nd, 9:15 11:00

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

LOW VOLTAGE / LOW POWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER FOR PORTABLE ECG

Operational Amplifiers

Session 2 MOS Transistor for RF Circuits

Analysis and Design of Analog Integrated Circuits Lecture 6. Current Mirrors

Gechstudentszone.wordpress.com

EE301 Electronics I , Fall

Applied Electronics II

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8

Experiment #7 MOSFET Dynamic Circuits II

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

2. Single Stage OpAmps

ECE315 / ECE515 Lecture 7 Date:

THE increased complexity of analog and mixed-signal IC s

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Operational amplifiers

FOR applications such as implantable cardiac pacemakers,

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

2005 IEEE. Reprinted with permission.

(Refer Slide Time: 02:05)

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

UNIT 3: FIELD EFFECT TRANSISTORS

MOSFET Amplifier Biasing

55:041 Electronic Circuits The University of Iowa Fall Exam 1 Solution

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Advanced Operational Amplifiers

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta

SAMPLE FINAL EXAMINATION FALL TERM

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

CMOS RE-CONFIGURABLE MULTI-STANDARD RADIO RECEIVERS BIASING ANALYSIS

F9 Differential and Multistage Amplifiers

Current Mirrors & Current steering Circuits:

Design of A Low Voltage Low Power CMOS Current Mirror with Enhanced Dynamic Range

Design cycle for MEMS

Homework Assignment 06

Design of High Gain Low Voltage CMOS Comparator

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation

EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2012/37

EE70 - Intro. Electronics

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

COMPARISON OF THE MOSFET AND THE BJT:

Designing an Audio Amplifier Using a Class B Push-Pull Output Stage

Mini Project 3 Multi-Transistor Amplifiers. ELEC 301 University of British Columbia

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Design of Analog CMOS Integrated Circuits

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

Transistor Characterization

THE TREND toward implementing systems with low

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

Experiment #6 MOSFET Dynamic circuits

Low power high-gain class-ab OTA with dynamic output current scaling

Differential Amplifier Design

ECE 255, MOSFET Amplifiers

QUESTION BANK for Analog Electronics 4EC111 *

Microelectronics Circuit Analysis and Design

ECE 255, MOSFET Basic Configurations

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Fundamentals of Microelectronics

Design and Simulation of Low Voltage Operational Amplifier

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo

University of Pittsburgh

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Rail to rail CMOS complementary input stage with only one active differential pair at a time

Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Basic OpAmp Design and Compensation. Chapter 6

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

INTRODUCTION: Basic operating principle of a MOSFET:

High Voltage Operational Amplifiers in SOI Technology

NAME: EE214 Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. FINAL EXAMINATION Fall Quarter, 2001

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

SKEL 4283 Analog CMOS IC Design Current Mirrors

Transcription:

Motivation Current Mirrors Current sources have many important applications in analog design. For example, some digital-to-analog converters employ an array of current sources to produce an analog output proportional to the digital input. Also, current sources, in conjunction with "current mirrors," can perform useful functions on analog signals. This chapter deals with the design of current mirrors both as bias elements and signal processing components. Prerequisites Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Learning Outcome Knowledge of Various kinds of Current Mirrors Ability to decide various parameters for a particular application. Ability to decide what current mirror should be used Characteristics of various types of current mirrors Suggested Time 7 hours

Basic Current Mirrors Figure 1 illustrates two examples where a current source proves useful. The important aspects of current sources are: supply,process,temperature dependence, output noise current, and matching with other current sources. How should a MOSFET be biased so as to operate as a stable current source? To gain a better view of issues, let us consider the simple resistive biasing shown in Figure 2. Assuming is in saturation, we can write This expression reveals various dependencies of upon the supply, process and temperature. The overdrive voltage is a function of and ; the threshold voltage may vary by 100 mv from wafer to wafer. Furthermore, both and exhibit temperature dependence. Thus is poorly defined. The issue becomes more severe as the device is biased with a smaller overdrive voltage, e.g. to consume less headroom. With a nominal overdrive of, say, 200 mv, a 50 mv error in results in a 44% error in the output current. Figure 1. Applications of current sources

Figure 2. Definition of current by resistive divider It is important to note that the above process and temperature dependencies exist even if the gate voltage is not a function of supply voltage. In other words, if the gate-source voltage of a MOSFET is precisely defined, then its drain current is not!for this reason, we must seek other methods of biasing MOS current sources. The design of current sources in analog circuits is based on "copying" currents from a reference, with the assumption that one preciselydefined current source is already available. While this method may appear to entail an endless cycle, it is carried out as illustrated in Figure 3. A relatively complex circuit-sometimes requiring external adjustments-is used to generate a stable reference current,, which is then copied to many current sources in the system. Figure 3. Use of reference to generate various currents

How do we generate copies of reference current? For example in Figure 4, how do we guarantee? For a MOSFET, if, where denotes the functionality of versus, then. That is, if a transistor is biased at, then it produces [Figure 5(a)]. Thus, if this voltage is applied to the gate and source terminals of a second MOSFET, the resulting current is [Figure 5(b)]. From another point of view, two identical MOS devices that have equal gate-source voltages and operate in saturation carry equal currents (if. Figure 4.Conceptual means of copying currents Figure 5. (a) Diode-connected device providing inverse function (b) basic current mirror

The structure consisting of and in Figure 5(b) is called a "current mirror". In the general case, the devices need not be identical. Neglecting channel-length modulation, we can write Obtaining The key property of this topology is that it allows precise copying of the current with no dependence on process and temperature. The ratio of and is given by the ratio of device dimensions, a quantity that can be controlled with reasonable accuracy. Current mirrors find wide application in analog circuits Figure 6 illustrates a typical case, where a differential pair is biased by means of an NMOS mirror for the tail current source and a PMOS mirror for load current sources. The device dimensions shown establish a drain current of in and, reducing the drain current of and and hence increasing the gain.

Figure 6 Current mirror used to bias a differential amplifier Current mirrors usually employ the same length for all of the transistors so as to minimize errors due to the side-diffusion of the source and drain areas. For example, in Figure 6, the NMOS current sources must have the same channel length as. This is because if, is say, doubled, then is not. Furthermore, the threshold voltage of short-channel devices exhibits some dependence on the channel length, Thus, current rationing is achieved by only scaling the width of transistors. We should also mention that current mirrors can process signals as well, In Figure 5(b) for example, if increases by, then increases by. That is, the circuit amplifies the small-signal current if (but at the cost of proportional multiplication of the bias current). Cascade Current Mirrors In our discussion of current mirrors thus far, we have neglected channel length modulation. In practice, this effect results in significant error in copying currents, especially if minimum-length transistors are used so as to minimize the width can hence the output capacitance of the current source. For the simple mirror of Figure 5(b), we can write

and hence While may not equal because of the circuitry fed by. For example in Figure 6, the potential at node P is determined by the input common-mode level and the gate-source voltage of and, and it may not equal to. In order to suppress the effect of channel-length modulation, a cascade current source can be used. As shown in Figure 7(a), if is chosen such that, then closely tracks. This is because, the cascode device shields the bottom transistor from variations in. Thus we say that, remains close to and hence with high accuracy. Such accuracy is obtained at the cost of the voltage headroom consumed by. Note that, while must be equal to, the length of need not be equal to and.

Figure 7(a) Cascode current source (b) modification of mirror circuit to generate the cascode bias voltage (c) cascode current mirror How do we generate in Figure 7(a)? Since the objective is to ensure, we must guarantee or. This result suggests that if a gate-source voltage is added to, the required value of can be obtained. Depicted in Figure 7(b), the idea is to place another diode-connected device, in series with, thereby generating a voltage. Proper choice of the dimensions of with respect to those of yields. Connecting node N to the gate of as shown in Figure 7(c) we have. Thus, if, then and. Note that this result holds even if and suffer from body effect. While operating as a current source with high output impedence and accurate value, the topology of Figure 7(c) nonetheless consumes substantial voltage headroom. For simplicity, let us neglect the body effect and assume all of the transistors are identical. Then, the minimum allowable voltage at node P is equal to i.e. two overdrive voltages plus one threshold voltage. How does this value compare with that in Figure 7(a) if could be chosen more arbitrarily? could be so low that the minimum allowable voltage at P is merely two overdrive voltages.thus, the cascade mirror of Figure 7(c) "wastes" one threshold voltage in the headroom. This is because, whereas could be as low as while maintaining in saturation. Figure 8 summarizes our discussion. In Figure 8(a), is chosen to allow the lowest possible value of but the output current does not accurately track because and sustain unequal drain-source voltages. In Figure 8(b), higher accuracy is achieved but the minimum level at P is higher by one threshold.

Figure 8(a) Cascode current source with minimum headroom voltage (b)headroom consumed by a cascode mirror In order to eliminate the accuracy-headroom trade-off described above, we first study the modification depicted in Figure 9(a). Note that this circuit is in fact a cascode topology with its output shorted to input. How can we chose so that both and are in saturation? We must have for to be saturated and for to be saturated. Thus, A solution exists if i.e., if. We must therefore size such that its overdrive voltage remains less than one threshold voltage.

Figure 9. Modification of cascode mirror for low voltage operation Now consider the circuit shown in Figure 9(b), where all of the transistor are in saturation and proper ratioing ensures that. If, then the cascode current source consumes minimum headroom (the overdrive of plus that of ) while and sustain equal drain-source voltages, allowing accurate copying of. We call this a "low-voltage cascode". We must still generate. For minimal voltage headroom consumption, and hence must be equal to (or slightly greater than). Figure 10(a) depicts an example, where generates and together with produces. Some inaccuracy nevertheless arises because does not suffer from body effect whereas does. Also, the magnitude of is not well-controlled.

Figure 10.Generation of gate voltage for cascode mirrors An alternative circuit is shown in Figure 10(b), where the diodeconnected transistor has large so that. That is, and hence. While requiring no resistors, this circuit nonetheless suffers from similar errors due to the body effect. Some margin is therfore necessary to ensure and remain in saturation. We should mention that lowvoltage cascodes can also be biased using source followers. Shown in Figure 11, the idea is to shift the gate voltage of down with respect of by interposing a source follower. If is biased at a very low current density,, then its gate-source voltage is approximately equal to i.e.,, and implying that is at the edge of the triode region. In this topology, however,, introducing substantial mismatch. Also, if body effect is considered for, it is difficult to guarantee that operates in saturation. We should mention that, in addition to reducing the systematic mismatch due to channel-length modulation, the cascode structure also provides a high output impedance.

Figure 11.Low-voltage cascode using a source follower level shifter Active Current Mirrors As mentioned earlier, current mirrors can also process signals i.e., operate as "active" elements. Particularly useful is a type of mirror topology used in conjuntion with differential pairs. In this section, we study this circuit and its properties. First, let us examine the circuit shown in Figure 12, where and are identical. Neglecting channel-length modulation, we have i.e., with the direction shown for, the circuit performs no inversion. From the small-signal point of view, if increases by, so does. Figure 12.Current mirror processing a signal

Now consider the differential amplifier of Figure 13(a), where a current source in a mirror arrangement serves as the load and the output is sigle-ended. What is the small signal gain,, of this circuit? We calculate using two different approaches assuming for simplicity.

Figure 13(a) Differential pair with current-source load,(b)circuit for calculation of,(c)circuit for calculation of Writing and recognizing from Figure 13(b) that, we simply need to compute. As illustrated in Figure 13(c), for this calculation, is degenerated by the source output impedance,, of, thereby exhibiting an output impedance equal to. Thus,, and Interestingly, if, then. This can be explained by the second approach. Figure 14.Circuit for calculation of In our second approach, we calculate and and multiply the results to obtain. With the aid of Figure 14. Where denotes the resistance seen looking into the source of. Since the drain of is terminated by a relatively large resistance,, the value of must be obtained as follows.

It follows that Note that if, and if, then We now calculate while taking into account, From Figure 15, From (14) and (15), we have Figure 15.Circuit for calculation of In the circuit of Figure 13, the small-signal drain current of is "wasted". As conceptually shown in Figure 16(a), it is desirable to utilize this current with proper polarity at the output. This can be accomplished as depicted in Figure 16(b), where and are identical. To see how enhances the gain, suppose the gate voltage of <mathj>m_1</math> increases by a small amount, increasing by and decreasing by. Since and hence mechanisms: the drain current of drops and the drain current of rises. In contrast to the circuit of Figure 13, here assists with the voltage

change at the output. This configuration is called a differential pair with active current mirror. An important property of this circuit is that it converts a differential input to a single-ended output. Figure 16(a) Concept of combining drain currents of,(b)realization of (a) Animation and Currmirrfig16.swf (For your convenience you can get them inside Self Learning Quadrant)