Notre Dame Tasks. Activity since last Telecon (Feb 7, 2011)

Similar documents
AGA56... Analog Input Modules. Siemens Building Technologies HVAC Products

Analog Input Modules

Interaction Analysis in Islanded Power Systems with HVDC Interconnections

Dynamic analysis of inverter dominated unbalanced LV micro-grids

The PWM switch model introduced by Vatché Vorpérian in 1986 describes a way to model a voltage-mode switching converter with the VM-PWM switch model.

URL: mber=

VOLTAGE SAG IMPROVEMENT BY PARTICLE SWARM OPTIMIZATION OF FUZZY LOGIC RULE BASE

Technical Note 7. General Introduction. Holy Stone

Research Article Evaluation of Harmonic Content from a Tap Transformer Based Grid Connection System for Wind Power

Average Current Mode Interleaved PFC Control

Proposed Cable Tables for SAS2

SLOVAK UNIVERSITY OF TECHNOLOGY Faculty of Material Science and Technology in Trnava. ELECTRICAL ENGINEERING AND ELECTRONICS Laboratory exercises

ICL7116, ICL / 2 Digit, LCD/LED Display, A/D Converter with Display Hold. Description. Features. Ordering Information. Pinouts.

Serially Controlled, Clickless Audio/Video Switches MAX4571 MAX4574

Features CURRENT SOURCE CURRENT SOURCE #2

POWER TRIM. Table of Contents. Section 5C - Dual Power Trim System

Digital Simulation of an Interline Dynamic Voltage Restorer for Voltage Compensation

Voltage Management in Unbalanced Low Voltage Networks Using a Decoupled Phase- Tap-Changer Transformer

Power Operational Amplifier BLOCK DIAGRAM VOUT+ ACTIVE LOAD VOUT. 12 Pin SIP PACKAGE STYLE EU LEAD FORM EW. Copyright Cirrus Logic, Inc.

Comparison of Geometry-Based Transformer Iron- Core Models for Inrush-Current and Residual-Flux Calculations

Adaptive Droop Control Shunt Active Filter and Series AC Capacitor Filter for Power Quality Improvement in Power System

Power Converter Systems

Performance of Grid Connected DG Inverter System by Using Intelligent Controllers

MODELING OF SEPIC FED PMBLDC MOTOR FOR TORQUE RIPPLE MINIMIZATION

IMPROVING THE RELIABILITY OF THREE PHASE INVERTER BASE ON CUK CONVERTER FOR PV APPLICATION

High Voltage Input Rectifier Diode, 60 A

DATASHEET ICL8038. Features. Ordering Information. Functional Diagram. Pinout. Precision Waveform Generator/Voltage Controlled Oscillator

This paper not to be cited without prior reference to the author

ICL7106, ICL7107 ICL7106S, ICL7107S

High Voltage, Input Rectifier Diode, 80 A

DCM Series DC T-Series Non-Spring Return Rotary Electronic Damper Actuators

A Small-Signal Model of the Flyback Converter Operated in QR Including Dead Time for Multiple Valley Switching Christophe Basso

REET Energy Conversion. 1 Electric Power System. Electric Power Systems

High Voltage Input Rectifier Diode, 65 A

Fast Soft Recovery Rectifier Diode, 30 A

POWER PANEL INSULATION TEST

Digitally Demodulating Binary Phase Shift Keyed Data Signals

MODEL: SC110. Single Loop Controller Series. MULTI-FUNCTION PID CONTROLLER (color LCD with touch-panel, MV output backup) MODEL: SC110 [1]0 [2][3]

Thyristor High Voltage, Phase Control SCR, 30 A

Fast Soft Recovery Rectifier Diode, 30 A

FEATURES DESCRIPTIO APPLICATIO S. LTC1344 Software-Selectable Cable Terminator TYPICAL APPLICATION

Fast Soft Recovery Rectifier Diode, 60 A

High Voltage Surface Mountable Input Rectifier Diode, 8 A

Noise Figure Evaluation Using Low Cost BIST

Capacitor Voltage Control in a Cascaded Multilevel Inverter as a Static Var Generator

Modeling and Control of a Six-Switch Single-Phase Inverter Christopher L. Smith. Electrical Engineering

VARIABLE FREQUENCY DRIVE ACH550

DATASHEET ISL Features. Related Literature. Applications. Application Block Diagram

Performance Investigation of SEPIC based Dynamic Voltage Restorer

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers

www. ElectricalPartManuals. com TypeCW Power Relay Descriptive Bulletin Page 1

FTU263. Ripple Control Receiver. Technical Data. Load Management Ripple Control

Notes on Experiment #11. You should be able to finish this experiment very quickly.

Synchronous Machine Parameter Measurement

High Voltage, Input Rectifier Diode, 80 A

CT08-5 Taped A 5P80 CT16-5 Taped A 5P80. * In is the value of the primary nominal current of the transformer.

Resistors, Current and Voltage measurements, Ohm s law, Kirchhoff s first and second law. Kirchhoff s first Objectives:

EE140 Introduction to Communication Systems Lecture 7

Description PART NUMBER HI5812 (PDIP, CERDIP, SOIC) TOP VIEW V DD (LSB) D0 OEL D1 CLK D2 STRT D3 V REF - D4 V REF + D5 V IN D6 V AA + D7 V AA - D8

Plastic SO-16 Package. Pin Configuration 16 V CC L. 15 RF out 14 GROUND 13 GROUND. 12 I ref. 11 I mod 10 GROUND 9 DO NOT CONNECT

Schottky Rectifier, 2 x 15 A

Abdominal Wound Closure Forceps

Simulation of a zero-sequence relay for a distribution network with EMTP-RV Discrimination between fault current and magnetizing inrush current

Fast Soft Recovery Rectifier Diode, 60 A

VLA Hybrid IC IGBT Gate Driver

VLA Hybrid IC IGBT Gate Driver

Improved sensorless control of a permanent magnet machine using fundamental pulse width modulation excitation

High Voltage Input Rectifier Diode, 60 A

High Performance Schottky Rectifier, 2 x 40 A

Fast Soft Recovery Rectifier Diode, 60 A

Integration Strategy for Fast-Chargers in Existing Power Grid

Synchronous Machine Parameter Measurement

2011 IEEE. Reprinted, with permission, from David Dorrell, Design and comparison of 11 kv multilevel voltage source converters for local grid based

Schottky Rectifier, 2 x 40 A

BE1-32R, BE1-32 O/U DIRECTIONAL POWER RELAY

A Development of Embedded System for Speed Control of Hydraulic Motor

TRANSIENT VOLTAGE DISTRIBUTION IN TRANSFORMER WINDING (EXPERIMENTAL INVESTIGATION)

BE1-32R, BE1-32O/U DIRECTIONAL POWER RELAY

Copyright 2014 Winnebago Industries, Inc.

ICL8038. Features. Precision Waveform Generator/Voltage Controlled Oscillator. Ordering Information. Pinout. Functional Diagram

MC10EP11, MC100EP V / 5V ECL 1:2 Differential Fanout Buffer

Macroscopic and Microscopic Springs Procedure

Modeling and Simulation of Unified Power Quality Conditioner (UPQC)

High Performance Schottky Rectifier, 65 A

Schottky Rectifier, 2 x 20 A

Power Electronics Laboratory-2 Uncontrolled Rectifiers

Thyristor High Voltage, Phase Control SCR, 40 A

Interpreting CDMA Mobile Phone Testing Requirements

3/8" Square Multi-Turn Cermet Trimmer

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

Fast Soft Recovery Rectifier Diode, 40 A

TELE3013 Mid-session QUIZ 1

MC10EPT20, MC100EPT V LVTTL/LVCMOS to Differential LVPECL Translator

Electronic Damper Actuators

Electronic Damper Actuators

Installation. AccuSine SWP A Autotransformer for 208 V Mains

Synchronous Generator Line Synchronization

Microgrid: Islanding and Grid Connected Mode of Operation Based on Unified Control Strategy

Danger of electrical shock, burns or death.

Transcription:

Notre Dme Tsks tivity sine lst Teleon (Feb, ) Interfe Speifition beteen UWM/Dispth gent Frequeny estimtion simpoer omponent E-bord lod-shedding simpoer omponent Smrt-Sith simpoer omponent Single-phse Odyssin testbed simultions Remining tivities Finlize e-bord lod shedding logi Integrtion of dispth gent into simultions ompletion of single-phse simultion model Odyssin Mirogrid Projet - University of Notre Dme - Mrh,

UWM/Dispth gent Interfe v_mes dispth gent i_mes V Vb B V mirosoure P_mes Q_mes V_mes UWM ontroller Vb Ib b Terminl Mesurement b RS- -pin t. kbps mse smpling intervl bit unif. qunt. signed fixed-point P_mes,Q_mes,V_mes, - to pu, - to volts : - to rd/seond Odyssin Mirogrid Projet - University of Notre Dme - Mrh,

Frequeny Estimtion omponent v K Gin Produt sin(*pi*u[]) Fn In Out Out Filter Quntized In modulo disrete integrtor Sope onstnt Phse-loked loop ( Hz) IIR elliptil LPF Diret form II ( setions) pssbnd Hz, stopbnd Hz Smpling Freq Hz - bit fixed point quntiztion.... Σ Σ Σ Σ -. z - -. -. z -.. z -. Odyssin Mirogrid Projet - University of Notre Dme - Mrh,

E-bord simpoer omponent E-bord onsists of resistive lod (- W) ith lod shedding logi implemented s n S-funtion Non-ritil lods re shed if folloing onditions re met - lod onneted - frequeny drops belo. Hz (. ritil lods) - RMS urrent exeeds or RMS voltge drops belo V Non-ritil lods re reonneted under folloing onditions - lod disonneted - line frequeny is greter thn. Hz for more thn. seonds reset v i Reset trip V Irms I Vrms trip Irms Vrms Breker Odyssin Mirogrid Projet - University of Notre Dme - Mrh,

Smrt Sith simpoer omponent Smrt Sith onnets genertor to the mirogrid under folloing onditions - externl enbling flg = TRUE - Filtered RMS voltge ross sith is less thn V. v u bs s Trnsfer Fn Breker smrt_oupler sith Level M file S Funtion Sope Odyssin Mirogrid Projet - University of Notre Dme - Mrh,

Single-Phse Odyssin Testbed (version ) Single-phse Odyssin Testbed uses V / W inverters - Initil simultion testbed onsists of min-grid (V) - single W inverter (V) - step don trnsformer - To e-bords t W (ritil lod) nd W (non-ritil) min grid Vm Step Don Trnsformer R=.. Ω, X =.e- H min grid ble impednes R=. ohm inverter soure X=.e- H W (mx) Im Vm PQ Min Grid V rms RMS (V I) Breker B B Out [reset] lod reset pulses Im PQ ble B B RMS (V I) ble [freq_om] [freq_eb] freq [freq_eb] [reset] reset Breker [freq_eb] Irms Vrms ms_internl_sope [freq_om] ebord kw e bord Vm m Im PQ mirosoure RMS (V I) Step ms_ W ritil lod reonnet smrt oupler Breker B B [reset] reset Breker sith [freq_eb] Irms Vrms ble kw e bord dd ebord Step Soure Side Lod Side Odyssin Mirogrid Projet - University of Notre Dme - Mrh, W non-ritil lod

Single-Phse Mirosoure Model (version ) Modifitions to originl -phse UWM model - single ontrolled voltge soure - L Lo pss filter - no trnsformer - Voltge/urrent mesured L filter s output v_mes i_mes UWM_ontroller.e- H i v V Neutrl mirosoure.e- F /(*pi) m Gin Lrge indutors (.e- H) needed to be used in the simultion to prevent simultion breking don. (Is this n issue relted to sle of the soures?) Odyssin Mirogrid Projet - University of Notre Dme - Mrh,

Simultion Senrio Time Event min grid onneted, ebords disonneted mirosoure disonneted (set to. pu) lods onnet mirosoure onnets mirosoure setpoint redued to. pu mirogrid islnds ebord sheds lo priority lod mirosoure setpoint inresed to. pu ebord reonnets lo priority lod... lod voltge lod urrent lod rel/retive poer P Q. freq ommnd (Hz) ebord freq (Hz) ebord freq (Hz) lod RMS voltge/urrent W reonets usoure =. pu islnd W shed usoure onnets. usoure =. pu Odyssin Mirogrid Projet - University of Notre Dme - Mrh,