Design for MOSIS Education Program

Similar documents
G m /I D based Three stage Operational Amplifier Design

Atypical op amp consists of a differential input stage,

Sensors & Transducers Published by IFSA Publishing, S. L.,

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

AN increasing number of video and communication applications

Design of Rail-to-Rail Op-Amp in 90nm Technology

Operational Amplifier with Two-Stage Gain-Boost

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Design and Simulation of Low Dropout Regulator

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Design of High Gain Two stage Op-Amp using 90nm Technology

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

EE 501 Lab 4 Design of two stage op amp with miller compensation

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Advanced Operational Amplifiers

Design and implementation of two stage operational amplifier

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

A CMOS Low-Voltage, High-Gain Op-Amp

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference

Topology Selection: Input

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Chapter 12 Opertational Amplifier Circuits

A new class AB folded-cascode operational amplifier

Ultra Low Static Power OTA with Slew Rate Enhancement

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

An Analog Phase-Locked Loop

Design of High Gain Low Voltage CMOS Comparator

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

Design of Low Voltage Low Power CMOS OP-AMP

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

Design of High-Speed Op-Amps for Signal Processing

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

ECEN 5008: Analog IC Design. Final Exam

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

High Voltage Operational Amplifiers in SOI Technology

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Voltage Feedback Op Amp (VF-OpAmp)

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS

A 0.8V, 7A, rail-to-rail input/output, constant Gm operational amplifier in standard digital 0.18m CMOS

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Design of an Amplifier for Sensor Interfaces

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

Solid State Devices & Circuits. 18. Advanced Techniques

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec

Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

PB63 PB63A. Dual Power Booster Amplifier PB63

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

AN ENHANCED LOW POWER HIGH PSRR BAND GAP VOLTAGE REFERENCE USING MOSFETS IN STRONG INVERSION REGION

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury

Basic OpAmp Design and Compensation. Chapter 6

Revision History. Contents

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida

Design of Low-Dropout Regulator

ISSN:

Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN

Research and Design of Envelope Tracking Amplifier for WLAN g

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

ECEN 474/704 Lab 6: Differential Pairs

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

An Ultralow-Power Low-Voltage Fully Differential Opamp for Long-Life Autonomous Portable Equipment

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Class-AB Low-Voltage CMOS Unity-Gain Buffers

A 100MHz CMOS wideband IF amplifier

Analog Design Kevin Aylward B.Sc. Operational Amplifier Design Miller And Cascode Compensation

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Analog Integrated Circuits Fundamental Building Blocks

Transcription:

Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer Engineering, University of Tennessee, Knoxville, TN 37996-2100

Introduction The purpose of this project is to explore various circuit techniques in developing the low voltage analog building blocks such as operational amplifiers and voltage reference. An operational amplifier employing circuit techniques of super transistor [3] and regulated cascode transistor [7] was fabricated, along with a curvature-compensated bandgap voltage reference. Using TSMC 0.35 µm doublepoly process, both circuits aimed to operate low than standard supply voltage (3.3 V). The opamp was targeted for as low as 2.5V, and the bandgap architecture was compatible for sub-1v operation. This fabrication run helps the authors in better understanding low voltage circuit techniques to develop ultra-low voltage designs in the future. Project Description Opamp Figure 1 shows the schematic of the operational amplifier based on the composite transistor introduced by Coban et. al [3]. One of the common methodologies to achieve higher gain in an opamp is to use the regulation amplifier for amplifying the output impedance. But this is proven to be very inefficient both in area and power. As shown in [3], the composite transistor can be used as a regulation amplifier instead of a complete opamp. This technique is efficient in area and in power since it consists of only 4 transistors. The gain offered by the regulation amplifiers can be achieved by increasing the transconductance (gm) of the common source transistor. Large output swing can be achieved with this amplifier by appropriately biasing the transistors connected to the rail in the folded cascade branches in triode region. The composite transistors are high-lighted in the Figure 1. An external current reference is required for the functionality of this amplifier. The external load capacitance acts as the compensation capacitance. 1

Figure 1 Simplified schematic of the Operational Amplifier Curvature-bandgap reference Figure 2 shows the simplified schematic of the designed bandgap voltage reference. The selection of this architecture ensures the circuit correctly functioning in lower supply voltage. Due to the non-linear nature of the diode voltage, V BE, output voltage exhibits non-linearity across temperatures. Various curvature compensation techniques have been reported in literature. The technique by P. Malcovati [1] is used here for its effectiveness and simplicity. In order for clear identification of the effect by curvature-compensation circuitry, external connection is used to enable and disable the curvature-compensation. 2

Curvaturecompensation M1 2 M2 M3 M4 + - R5 1 3 4 R4 Vout R1 5 R0 R2 6 R3 D1 D2 D3 Figure 2 Schematic of the bandgap Test and Characterization Opamp The basic characteristic features of the opamp like open loop gain, unity gain band width, offset, slew rate, Input common mode range are measured and are compared with the simulation results. Measurement results have been obtained on a randomly selected set of 5 chips. Following table compares the above discussed parameters between measurement results and simulation results. The best measurement results are used in the following table. Parameter Simulation Result Measurement Result Open loop gain 74dB 81dB Unity Gain Bandwidth ~4.7MHz (Cl = 20pF) 6MHz (Cl = 20pF) Rise time (small signal) 120 ns 200ns Fall time (small signal) 120 ns 148ns Phase Margin 80º @ Cload = 20pF ~90º @ Cload =20pF Slew Rate (1V pk-pk) 0.26V/µsec 0.27V/µsec ICMR 0.5V 3.0V 0.5V 3.0V Offset - 1.02mV 3

Small signal rise and fall times are measured for a 100mV p-p input signal at 1 KHz, with Cl = 20pF. The variation in the unity gain bandwidth and the open loop gain could be attributed to the different process variations. A 1V pk-pk signal is used for the slew rate measurement result. Unity gain feedback configuration was used for measuring the slew rate, rise and fall time results. Slew rate and small signal measurement results are shown in Figures 3-5. There is a good match between simulation and measurement results. Figure 3 Measurement result for the rise time Figure 4 Measurement result for the fall time 4

Figure 5 Measurement result for the slew rate Curvature-compensated BGR Temperature testing is the main part of the bandgap characterization effort. The nominal output voltage is 850 mv at room temperature. The output voltage with and with curvature compensation versus temperature from 3 representative samples are shown below. Figure 6 shows a best case in which the TC of the output voltage is less than 10 ppm/ C with curvature-compensation and the TC is around 300 ppm/ C without. Figure 7 and Figure 8 show the improvement to the temperature behaviors with curvature-compensation compared to without, which lowered the TC from 300 ppm/ C to around 100 ppm/ C. 810 800 Voltage 790 780 770 760 0 20 40 60 80 100 Temperature Chip 1 un Chip 1 com Figure 6 Output voltage vs. temperature (chip1) 5

Voltage 855 850 845 840 835 830 0 20 40 60 80 100 Temperature Chip 2 un Chip 2 com Figure 7 Output voltage vs. temperature (chip2) 890 Voltage 885 880 875 Chip 3 un Chip 3 com 870 0 20 40 60 80 100 Temperature Figure 8 Output voltage vs. temperature (chip3) The bandgap architecture adapted in this design enables sub-1v operation, however in the same time, it created new problem. In standard bandgap circuit, there are two well-defined operational-points. In this design, with the two additional resistors, the operational points are very hard to define. In another word, the state of normal operation is much more difficult to maintain. The start-up circuit used in this design is power-on startup, which will be turned off after the circuit is started. This becomes a problem when the circuit goes out of the normal operation mode when the circuit is powered on, because the power-on startup won t recover the normal operation unless reset the power. 6

Chip picture Conclusions Both the designs opamp and the bandgap have been characterized and the measurement results are shown. The results show fairly good match between simulation and measurement results for the opamp and the bandgap reference. The authors are analyzing the differences in small signal rise and fall times and also their differences between simulation and measurement results. The concept of sub-1v curvature compensating bandgap reference is proved, while some improvements on the startup circuit are needed in the future revision. 7

Reference: [1] P. Malcovati, Curvature-Compensated BiCMOS Bandgap with1-v Supply Voltage, IEEE J.Solid-State Circuits, vol.36, 2001 [2] R.G.H.Eschauzier et al., A programmable 1.5V CMOS class-ab operational amplifier with hybrid nested miller compensation for 120dB gain and 6MHz UGF, IEEE J. Solid-State Circuits, vol. SC-29, pp.1497-1504, Dec. 1994. [3] Coban, A.L. and Allen, P.E., A 1.75V rail-to-rail CMOS op amp, IEEE International Symposium on Circuits and Systems, 1994, vol. 5, pp.497-500. [4] Sackinger E et al., A high-swing, high-impedance MOS cascode circuit, IEEE J. Solid-State Circuits, vol. 25, no. 1,pp.289-298, Feb. 1990. [5] Minch.B, A low-voltage MOS cascode bias circuit for all current levels, IEEE International Symposium on Circuits and Systems, vol. 3, May 2002. [6] Zhiwei D. et al., Low-voltage, supply independent CMOS bias circuit, The 2002 45th Midwest Symposium on Circuits and Systems, vol. 3, Aug. 2002. [7] Lu G.N et al., 1.3V single-stage CMOS opamp, IEEE Electronic Letters, vol.34, no. 22, Oct. 1998. 8