PI5L

Similar documents
PI3L V, Wide Bandwidth, Quad 2:1 Mux/DeMux LAN Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description.

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI5C3384 PI5C3384C PI5C32384 (25Ω)

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

UNISONIC TECHNOLOGIES CO., LTD US5C3257 Preliminary CMOS IC

PI3USB V, USB 2.0 High-Speed Signal Switch w/ Low THD Channels for Audio Signals. Features. Pin Description. Truth Table

SGM330A Quad, Wide-Bandwidth SPDT Video Analog Switch

PI5L200. Description. Features. Pin Configuration. Applications. Block Diagram. Pin Description. Truth Table. A product Line of. Diodes Incorporated

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI5A391 PI5A393A. Precision Wide Bandwidth Quad Analog Switches. Description. Features

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

Features. Description. Pin Configuration. Block Diagram. Truth Table (1) PI3CH480. TSSOP/QSOP Top View. UQFN3x3-16 Top View

PI5A100. Precision, Wide-Bandwidth Quad SPDT Analog Switch. Description. Features. Block Diagram, Pin Configuration. Applications.

Quad, Wide-Bandwidth SPDT Video Analog Switch

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

UNISONIC TECHNOLOGIES CO., LTD US5V330 Preliminary CMOS IC

SGM330A Quad, Wide-Bandwidth SPDT Video Analog Switch

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

SGM330A Quad, Wide-Bandwidth SPDT Video Analog Switch

PI3HDMI412-B. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch based on TMDS Signaling Standard

A product Line of Diodes Incorporated. Description EN S 1 IA 3 IA 2 IA 1 GND. Note: 1. N.C. = No internal connection.

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

PI3C3125/PI3C3126. Description

Low Voltage, 400 MHz, Quad 2:1 Mux with 3 ns Switching Time ADG774A

High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch ADG3257

PI90LV031A. 3V LVDS High-Speed Differential Line Drivers. Description. Features. Applications PI90LV027A PI90LV031A PI90LV017A

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

PI3C3245. Description. Features. Truth Table (1) Pin Description. Pin Name Description. Function BE A0-7. A product Line of. Diodes Incorporated

Description. Applications

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip

PO3B10A. Truth Table. High Bandwidth Potato Chip. 2-Channel, 2:1 Mux/DeMux Switch w/ Single Enable GND V DD GND SEL

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

PI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch

PI3USB223. USB 2.0 High-Speed and Audio Switches with Negative Signal Capability D+/R D-/L V DD ASEL GND VBUS. Description. Features.

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:

PI5A121/PI5A122/PI5A124

Low Voltage, 400 MHz, Quad 2:1 Mux with 3 ns Switching Time ADG774A

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

Low Cost 6-Channel HD/SD Video Filter ADA4420-6

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

MM74HC4066 Quad Analog Switch

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4

PI5A3158B Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch

CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux ADG774

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

PI5A4684. Chip Scale Packaging, Dual SPDT Analog Switch. Features. Description. Pin Configuration/ Block Diagram (top view) CSP.

LC 2 MOS 5 Ω RON SPST Switches ADG451/ADG452/ADG453

PI3DBS V High Speed 2 : 4 Differential Mux/Demux

ADG1606/ADG Ω RON, 16-Channel, Differential 8-Channel, ±5 V,+12 V,+5 V, and +3.3 V Multiplexers FEATURES FUNCTIONAL BLOCK DIAGRAMS

3V LVDS Quad Flow-Through Differential Line Driver. Features. Description. Block Diagram. Pin Configuration. Truth Table

1 Ω Typical On Resistance, ±5 V, +12 V, +5 V, and +3.3 V Dual SPDT Switches ADG1636

FSAV430 Low Voltage 1.1GHz, 4-Channel, 2:1 Video Switch

PI3USB V USB 3.0 SuperSpeed Dual 2:1 Mux/DeMux Switch with Enable. Description. Features. Application Routing USB 3.0 SuperSpeed signals.

PI3PCIE V, PCI Express 3.0, 1-Lane, 2-Channel, 8Gbps, 2:1 Mux/DeMux Switch w/ Single Enable

A product Line of Diodes Incorporated. Description. Applications. Truth Table. Note: 1. IEC

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

MAX V Capable, Low-R ON, Beyond-the-Rails DPDT Analog Switch

<0.5 Ω CMOS, 1.65 V to 3.6 V, Quad SPST Switches ADG811/ADG812/ADG813

1.5 Ω On Resistance, ±15 V/12 V/±5 V, icmos, Dual SPDT Switch ADG1436

PI3USB221. High-Speed USB2.0 1:2 Multiplexer/ DeMultiplexer Switch with Signal Enable

3 V LVDS Quad CMOS Differential Line Driver ADN4667

ILX485. Low-Power, RS-485/RS-422 Transceivers TECHNICAL DATA

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

BCT MHz DPDT Analog Switch for USB2.0 Hi-Speed

PI3VeDP212 2-lane DisplayPort Switch/Mux for DP Driven Panels with Triple Control Pins

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

1 pc Charge Injection, 100 pa Leakage, CMOS, ±5 V/+5 V/+3 V Dual SPDT Switch ADG636

Description. Features. Application. Pin Assignment. Pin Description. Logic Function Table PI5A3158B

Low Voltage, 300 MHz Quad 2:1 Mux Analog HDTV Audio/Video Switch ADG794

Low Cost, General Purpose High Speed JFET Amplifier AD825

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664

Description D2+A D2-A D3+A D3-A D0+B D0-B D1+B D1-B D2+B D2-B D3+B D3-B AUX+ A AUX- A HPD A CAB_DETA/LEDA AUX+ B AUX- B HPD B CAB_DETB/LEDB

PI3VDP Lane DisplayPort Rev 1.2 Compliant Switch. Description. Features. Application. Block Diagram

FSA110 Audio and Wired-OR USB2.0 Hi-Speed (480Mbps) Switch with Negative Signal Capability and Built-in Termination

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI3B3125/PI3B3126. Description. Features. A product Line of. Diodes Incorporated. 3.3V, 4-Bit, 2-Port Nanoswitchw/Individual Enables

Transcription:

Wide Bandwidth Low Voltage LanSwitch Quad 2:1 Mux/Demux Features Replaces mechanical relays High-performance, low-cost solution for switching between different LAN signals Ultra-low quiescent power (0.1 µa typical) Low crosstalk: 40 db @ 30 Mbps Low insertion loss or On-Resistance: 3ohms typical Single extended supply operation up to 6.2V ± 5% Off isolation: 30 db @ 30 Mbps Wide bandwidth data rates > 200 Mbps Packages (Pb-free& Green available): 16-pin 150-mil wide plastic SOIC (W) 16-pin 150-mil wide plastic QSOP (Q) 20-pin 173-mil wide plastic TSSOP (L) Block Diagram IA0 IA1 IB0 IB1 IC0 IC1 ID0 ID1 Description Pericom Semiconductor s is a Quad 2:1 multiplexer/ demultiplexer LanSwitch with three-state outputs. This device can be used for switching between various standards, such as 10 Base- T, 100 Base-T, 100VG-AnyLAN or Token Ring. Generally, this part can be used to replace mechanical relays in low voltage LAN applications that have phsical layer, unshielded twisted pair media (UTP) with either CAT 3 or CAT 5 grade cable. To reduce insertion loss, is powered by a 6.2V Zener voltage. 16-Pin Configuration S 1 16 IA0 2 15 IA1 3 14 16-Pin YA 4 13 W,Q IB0 5 12 IB1 6 11 YB 7 10 GND 8 9 VCC E ID0 ID1 YD IC0 IC1 YC 20-Pin Configuration E S YA YB YC YD NC 1 20 S 2 19 IA0 3 18 IA1 4 20-Pin17 YA 5 L 16 IB0 6 15 IB1 7 14 YB 8 13 GND 9 12 NC 10 11 NC VCC E ID0 ID1 YD IC0 IC1 YC NC Truth Table (1) E S YA H X Hi- Z L L A0 L H A1 Note: 1. H = High Voltage Level L = Low Voltage Level YB Hi- Z YC Hi- Z YD Hi- Z Functio n Disabl e I IB0 IC0 ID0 S = 0 I IB1 IC1 ID1 S = 1 Product Pin Description Pin Name IAn-IDn S E YA-YD GND Data Input s Select Input s Enable Data Output s Ground Power Descriptio n 1

Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.) Storage Temperature... 65 C to +150 C Ambient Temperature with Power Applied... 0 C to +70 C Supply Voltage to Ground Potential... 0.5V to +7.0V DC Input Voltage... 0.5V to +7.0V DC Output Current... 120 ma Power Dissipation... 0.5W Note: Stresses greater than those listed under MAXIMUM RAT- INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. DC Electrical Characteristics (Over the Operating Range, T A = 0 C to +70 C, = 6.2V, +5%, 2%) Parameter Descriptio n T est Condition s Min. T yp 2) Max. Units V IH Input HIGH Voltag e Guaranteed Logic HIGH Level 2. 0 V V IL Input LOW Voltag e Guaranteed Logic LOW Level 0. 5 0. 8 I IH Input HIGH Current = Max., VIN = VC C ± 1 µa I IL Input LOW Current = Max., VI N = G ND ± 1 IOZH High Impedance Output Current 0 A, B V C C ± 1 V V IK Clamp Diode Voltag e = Min., IIN = 18mA 0. 7 1. 2 S hort Circuit Current 3) A (B) = 0V, B (A) = 100 ma I nput Hysteresis at Control Pins 150 mv I OS V H V ON R 6) O N Switch On Voltag e ( M1 Switch On Resistanc e R ( 7) O N M2 Switch On Resistanc e R ON On Resistance Match = 4.5V, E = LOW, See Figure 10, RL = 100Ω. 7 Calculated from V ON 9 3 ( 4) 4.06 5) ( V 1 11. 2 = 4.5V, E = LOW, See Figure 10, RL = 100Ω 2. 0 3. 0 = 4.5V, E = LOW 1. 0 Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at = 6.2V, T A = 25 C ambient temperature. 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. 4. VON (min) value is at = 6.1V, T A = 70 C. 5. The expected AC V ON value is about 125 mv higher than the DC V ON value using the similar test circuit in Figure 10 with swing from 0.0V to 4.5V at 10 MHz sine wave. 6. The value of R ON of M1 is calculated with the equvalent mathematical formula of the test circuit in Figure 10. Ω V ON R ON (M1) = I ON were V ON I ON = R L + R ON (M2) with R ON (M2) = 3 ohms 7. This parameter is determined by device characterization but is not production tested. 2

Capacitance (T A = 25 C, f = 1 MHz) P arameters 1) ( Descriptio n T est Condition s Typ. Units C IN C OFF C ON Input Capacitanc e A/B Capacitance, Switch Off A/B Capacitance, Switch On Note: 1. This parameter is determined by device characterization but is not production tested. = 0V 6 = 0V 6 = 0V 8 pf Power Supply Characteristics P arameters 1) I CC I CC I CCD ( Descriptio n Quiescent Power Supply Current Supply Current per Input @ TTL High S upply Current per MHz(3 ) = 5.5V = 5.5V V N = 5.5V Input Pins Open E = GND Control Input Toggling 50% Duty Cycle T est Condition s M in. T yp. Max. = GND or V C C. 1 Units 0 3. 0 µ A I = 3.4V( 2). 5 2 ma 0.25 µa/mh z Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 2. Per TTL driven input ( = 3.4V, control inputs only); A and B pins do not contribute to I CC. 3. This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is guaranteed by design. 3

Switching Characteristics over Operating Range Parameters t IY t SY t PHZ, tpl Z t EY Descriptio n (2,3) Propagation Dela y,i N to Y C L = 50pF us Enable Time, S to Y R L = 500 ohms (1) Condition s Com. M in. T yp. Max. 0.25 B 0. 5 5. 2 Bus Disable Time, E to Y 0. 5 5. 0 Bus Disable Time, E to Y 0. 5 4. 8 X T AL K ( Dif) Differential Crosstalk X TAL K O IR B W t ON tof Crosstalk R L 1 (2) R L = 100 ohms, f = 10MHz, See Figure 11 40 60 = 00 ohms, f = 30MHz, See Figure 9 40 Off Isolatio n R L = 100 ohms, f = 30MHz, See Figure 6 30 3dB Bandwidt h R L = 100 ohms, See Figure 9 216 Turn On Tim e R L = 100 ohms, CL= 35pF, See Figure 8 11 T urn Off Tim e 11 Units ns Notes: 1. See test circuit and waveforms. 2. This parameter is guaranteed but not tested. 3. The bus switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side. 4

RON VIN = 4.5000V, RON = 14.3E+00, VON = 3.9569V VON 20.00 E+00 6.000 2.000/Div. 25 C 75 C 0.6000/Div. VON 75 C 25 C RON 0.000 0.000 0.000 VIN 6.000 0.6/Div. Figure 3. R ON vs Input Voltage over Temperature (R ON at = 6.1V @ 75 C) RON VIN = 4.5000V, RON = 10.9E+00, VON = 4.0720V VON 20.00 E+00 6.000 2.000/Div. 0.6000/Div. VON RON 0.000 0.000 VIN 6.000 0.6/Div. Figure 4. R ON vs Input Voltage (R ON at = 6.2V @ 25 C) 0.000 5

0dB NETWORK A: REF 5.500 [db] B: REF 180.0 [deg] MKR 216 115 931.231 Hz T/R 519.486m db θ 90.2501 deg +180 1dB 2dB 3db 4dB 5dB 6dB 7dB 8dB GAIN PHASE +144 +108 +72 +36 0 36 72 108 9dB 10dB DIV 1.000 2 4 6 8 1 2 4 6 8 1 2 DIV 36.00 RBW: 10 khz ST: 1.41 sec RANGE: R = 0, T = 0dBm 3dB BANDWIDTH, PHASE START STOP 1 000 000. 000 Hz 300 000 000. 000 Hz 144 180 Figure 5. Gain/Phase vs Frequency +10dB NETWORK A: REF 10.00 [db] B: REF 180.0 [deg] MKR 100 063 436.436 Hz T/R 519.486m db θ 90.2501 deg +180 0dB +144 10dB 20db 30dB 40dB 50dB 60dB 70dB PHASE GAIN +108 +72 +36 0 36 72 108 80dB 90dB DIV 10.00 2 4 6 8 1 2 4 6 8 1 2 DIV 36.00 RBW: 10 khz ST: 1.41 sec RANGE: R = 0, T = 0dBm OFF ISOLATION START STOP 1 000 000. 000 Hz 300 000 000. 000 Hz 144 180 Figure 6. Off Isolation vs Frequency 6

0dB NETWORK A: REF 0.000 [db] B: REF 180.0 [deg] MKR 10 074 746.057 Hz T/R 519.486m db θ 90.2501 deg +180 10dB 20dB PHASE +144 +108 30db +72 40dB 50dB MAGNITUDE +36 0 60dB 36 70dB 72 80dB 108 90dB 100dB DIV 10.00 2 4 6 8 1 2 4 6 8 1 2 DIV 36.00 RBW: 10 khz ST: 4.05 sec RANGE: R = 0, T = 0dBm XTALK 10 MHz, RL = 50 Ohm START STOP 1 000 000. 000 Hz 300 000 000. 000 Hz 144 180 Figure 7. Crosstalk vs Frequency Applications LAN Switch Applications The was designed to switch between various standards such as 10Base-T, 100Base-T, 100VG-AnyLAN, and Token Ring. Also general purpose applications such as loopback, line termination, and line clamps that might normally use mechanical relays are also ideal uses for this LAN Switch (see Figure 11 applications). Generally speaking, this LAN Switch can be used for data rates to 200 Mbps and data signal levels from 0V to 4.5V. LAN Standards 10Base-T 100Base-T 100VG-AnyLAN Data Rate per twisted pair (UTP) 10 Mbps 100 Mbps 25 Mbps Differential Crosstalk... X TALK (DIF) Adjacent pins cause the most crosstalk because of the interlead package capacitance which is generally in the order of 0.5pF (pinto-pin). It can be seen in Figure 11 that this Evaluation (EV) Board schematic uses four pairs of switches. Pair 1B/2B are RX1 that connect to YA and YB. The second pair, 3B/4B, are TX1 and connect to YC and YB. Pairs 3 and 4 are grounded for this differential crosstalk test. The purpose of this EV board is to determine the amount of crosstalk between the transmit and receive pairs in a full duplex application. Figure 15 shows the scope waveforms. Traces 1 and 2 are single ended inputs to the differential inputs of the DUT. Trace 3 is the differential X TALK output which equates to 20LOG V OUT / = 20LOG 30 mv/5v = 44dB. Since the edge rate is 2ns, the effective input frequency is equal to 0.3/t R which is ~150 MHz. So the approximate Differential Crosstalk at 150 MHz is 44dB. Because pins measured are not adjacent, the differential crosstalk is typically > 60 db at 10 MHz. The load resistor (R L ) used was 100 ( to match the UTP impedance). Increasing the data rate or R L will also increase differential crosstalk. Bias Voltage vs R ON To keep R ON to a minimum, it is recommended that the voltage be increased to a voltage between +6.0V and +6.5V (see Figure 13). The R ON vs. curve shows the effect of on-resistance and input voltage which is exponential. Ideally an input voltage between 0.2V and 3.6V will keep R ON in the flat part of the curve ( R ON or flatness is ~2 ohms). Signal Distortion Distortion of the input signal is equated to 20LOG R ON / RL. So keeping R ON flat as data signal level varies is critical to low distortion. Also, increasing the data rate increases harmonic distortion which also effects the signal amplitude. Evaluation Board Figure 14 shows the layout for an EV board that can be used for evaluation. This is a 2-layer board and is one-inch square. 7

Test Circuits +5.0V 3V S Vcc D VOUT DIGITAL INPUT 50% 50% IN GND EN 75Ω 35 pf ANALOG OUTPUT ton 90% 90% toff Figure 8. Switching Time HP4195A S1 R1 T1 HP11667A 100Ω Figure 9. Gain/Phase Crosstalk, Off Isolation VIN = 4.5V M1 VON E RL 100Ω M2 Figure 10. Switch ON Voltage Test Circuit 8

0.1 µf VCC = 6.2V DSO S IA0 1 2 16 15 VCC Z IA1 3 14 ID0 Vo 100Ω 100Ω YA IB0 IB1 YB 4 5 6 7 13 12 11 10 ID1 YD IC0 IC1 100Ω 100Ω PULSE GENERATOR GND 8 9 YC Figure 11. Differential Crosstalk Measurement TRANSMIT 2 TX1 RX1 RECEIVE 2 Figure 12a. Full Duplex Transceiver OFFSET ADJUST 9

TX1 120 Ω 100 Ω RX1 Figure 12c. Line Termination Figure 12b. Loop Back Figure 12d. Line Clamp +V JP1 TP+ TP JP2 1 ma R JP5 C2 R1 6.2V ZENER Figure 13. Bias Current VCC VCC GND VCC C1 PERICOM SEMI CROSSTALK EVAL PCB JP3 U1 R3 R2 RP+ RP Figure 14a. Crosstalk EV Board JP4 COPYRIGHT 1995 10

Figure 14b. Component Side Figure 14c. Solder Side Data In + Data In (1) Differential Crosstalk (3) Out + (4) Out Figure 15. Crosstalk Waveform 11

Packaging Mechanical: 16-pin SOIC (W) 16.149.157 3.78 3.99.0099.0196 0.25 0.50 x 45.0155.0260 0.393 0.660 REF 1.386.393 9.80 10.00.053.068 0-8 0.41 1.27 1.35 1.75.2284.2440 SEATING PLANE 5.80 6.20.016.050.0075.0098 0.19 0.25.050 BSC 1.27.013.020 0.330 0.508.0040.0098 0.10 0.25 X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS Packaging Mechanical: 16-pin QSOP (Q) 16.150.157 3.81 3.99 Guage Plane.008 0.20 MIN..008.013 0.20 0.33 1.189.197 4.80 5.00.010 0.254 Detail A.016.035 0.41 0.89.041 1.04 REF.015 x 45 0.38 0-6.008 0.203 REF.053.069 1.35 1.75 Detail A.007.010 0.178 0.254.025 BSC 0.635.008.012 0.203 0.305.004.010 0.101 0.254 SEATING PLANE X.XX X.XX 0.41 1.27.016.050.228.244 5.79 6.19 DENOTES DIMENSIONS IN MILLIMETERS 12

Packaging Mechanical: 20-pin TSSOP (L) 20.169.177 4.3 4.5 1.0256 BSC.252.260 6.4 6.6.007.012 0.65 0.19 0.30.002.006.047 1.20 Max 0.05 0.15 SEATING PLANE X.XX X.XX 0.45 0.75.238.269 6.1 6.7.018.030 DENOTES CONTROLLING DIMENSIONS IN MILLIMETERS.004.008 0.09 0.20 Ordering Information Ordering Code Package Code Package Type W W 16-pin 150-mil wide plastic SOIC WE W Pb-free & Green, 16-pin 150-mil wide plastic SOIC Q Q 16-pin 150-mil wide plastic QSOP QE Q Pb-free & Green, 16-pin 150-mil wide plastic QSOP L L 20-pin 173-mil wide plastic TSSOP LE L Pb-free & Green, 20-pin 173-mil wide plastic TSSOP Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ Pericom Semiconductor Corporation 1-800-435-2336 www.pericom.com 13