SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

Similar documents
SN75157 DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN75150 DUAL LINE DRIVER

description logic diagram (positive logic) logic symbol

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

description logic diagram (positive logic) logic symbol

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description/ordering information

SN75124 TRIPLE LINE RECEIVER

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

description/ordering information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

description logic diagram (positive logic) logic symbol

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

description/ordering information

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN54AC04, SN74AC04 HEX INVERTERS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

description/ordering information

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

CD54/74AC283, CD54/74ACT283

CD74AC251, CD74ACT251

description logic diagram (positive logic) logic symbol

1 to 4 Configurable Clock Buffer for 3D Displays

description/ordering information

CD54AC04, CD74AC04 HEX INVERTERS

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

description/ordering information

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN74LV04A-Q1 HEX INVERTER

description/ordering information

CD54/74AC280, CD54/74ACT280

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description/ordering information

CD54HC7266, CD74HC7266

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

description logic symbol

SN54CBT16244, SN74CBT BIT FET BUS SWITCHES

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

description/ordering information

3.3 V Dual LVTTL to DIfferential LVPECL Translator

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

description/ordering information

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

Related Synchronous MOSFET Drivers DEVICE NAME ADDITIONAL FEATURES INPUTS TPS2830. Noninverted TPS2831. Inverted TPS2834. Noninverted TPS2835

CD54HC10, CD74HC10, CD54HCT10, CD74HCT10

CD54HC4015, CD74HC4015

description/ordering information

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

description/ordering information

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

description block diagram

description/ordering information

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

CD54HC280, CD74HC280, CD54HCT280, CD74HCT280

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

TL7770-5, TL DUAL POWER-SUPPLY SUPERVISORS

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

High-Side, Bidirectional CURRENT SHUNT MONITOR

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

Transcription:

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS Single 5-V Supply Differential Line Operation Dual Channels TTL Compatibility ±15-V Common-Mode Input Voltage Range ±15-V Differential Input Voltage Range Individual Channel Strobes Built-In Optional Line-Termination Resistor Individual Frequency Response Controls Designed for Use With Dual Differential Drivers SN55183 and SN75183 Designed to Be Interchangeable With National Semiconductor DS7820A and DS8820A description The SN55182 and SN75182 dual differential line receivers are designed to sense small differential signals in the presence of large common-mode noise. These devices give TTL-compatible output signals as a function of the polarity of the differential input voltage. The frequency response of each channel can be easily controlled by a single external capacitor to provide immunity to differential noise spikes. The output goes to a high level when the inputs are open circuited. A strobe input (STRB) is provided that, when in the low level, disables the receiver and forces the output to a high level. SLLS092D OCTOBER 1972 REVISED APRIL 1998 The receiver is of monolithic single-chip construction, and both halves of the dual circuits use common power-supply and ground terminals. The SN55182 is characterized for operation over the full military temperature range of 55 C to 125 C. The SN75182 is characterized for operation from 0 C to 70 C. FUNCTION TABLE INPUTS OUTPUT STRB VID OUT L X H H H H H L L H = VI VIH min or VID more positive than VTH max L = VI VIL max or VID more negative than VTL max X = irrelevant 1IN+ NC 1STRB NC 1RTC SN55182...J OR W PACKAGE SN75182...N PACKAGE (TOP VIEW) 1IN 1R T 1IN+ 1STRB 1RTC 1OUT GND 1 2 3 4 5 6 7 14 13 12 11 10 9 8 3 4 2 1 20 19 18 5 6 7 8 17 16 15 14 9 10 11 12 13 V CC 2IN 2R T 2IN+ 2STRB 2RTC 2OUT SN55182... FK PACKAGE (TOP VIEW) 1R T 1IN+ NC 1OUT GND NC 2OUT 2RTC 2IN V CC NC No internal connection 2R T NC 2IN+ NC 2STRB THE SN55182 IS NOT RECOMMENDED FOR NEW DESIGNS Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1998, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 logic symbol 1IN+ 1IN 1RT 1STRB 1RTC 3 1 2 4 5 RT RESP & 6 1OUT 2IN+ 2IN 2RT 2STRB 2RTC 11 13 12 10 9 8 2OUT This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the J, N, and W packages. logic diagram (positive logic) 1IN+ 1IN 1RT 1RTC 1STRB 3 1 2 5 4 6 1OUT 2IN+ 2IN 2RT 2RTC 2STRB 11 13 12 9 10 8 2OUT Pin numbers shown are for the J, N, and W packages. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 schematic (each receiver) RTC 5, 9 14 VCC 167 Ω 5 kω 3 kω 1.5 kω 4.15 kω 5 kω 320 Ω 1.5 kω 6, 8 OUT IN+ 3, 11 170 Ω 5 kω 1 kω 750 Ω RT 2, 12 1 kω 1 kω 167 Ω 7 GND IN 1, 13 5 kω 167 Ω Resistor values shown are nominal. Pin numbers shown are for the J, N, and W packages. STRB 4, 10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note 1)............................................................. 8 V Common-mode input voltage, V IC........................................................... ±20 V Differential input voltage, V ID (see Note 2)................................................... ±20 V Strobe input voltage, V I(STRB)................................................................ 8 V Output sink current....................................................................... 50 ma Continuous total power dissipation..................................... See Dissipation Rating Table Storage temperature range, T stg................................................... 65 C to 150 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package..................... 260 C Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package................ 300 C Case temperature for 60 seconds, T c : FK package........................................... 260 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential voltages, are with respect to network ground terminal. 2. Differential voltage values are at the noninverting terminal with respect to the inverting terminal. PACKAGE TA 25 C POWER RATING DISSIPATION RATING TABLE DERATING FACTOR ABOVE TA = 25 C TA = 70 C POWER RATING TA = 125 C POWER RATING FK 1375 mw 11.0 mw/ C 880 mw 275 mw J 1375 mw 11.0 mw/ C 880 mw 275 mw N 1150 mw 9.2 mw/ C 736 mw W 1000 mw 8.0 mw/ C 640 mw 200 mw In the FK, J, and W packages, SN55182 chips are alloy mounted. recommended operating conditions SN55182 SN75182 MIN NOM MAX MIN NOM MAX Supply voltage, VCC 4.5 5 5.5 4.5 5 5.5 V Common-mode input voltage, VIC ±15 ±15 V High-level strobe input voltage, VIH(STRB) 2.1 5.5 2.1 5.5 V Low-level strobe input voltage, VIL(STRB) 0 0.9 0 0.9 V High-level output current, IOH 400 400 µa Low-level output current, IOL 16 16 ma Operating free-air temperature, TA 55 125 0 70 C UNIT 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 electrical characteristics over recommended ranges of V CC, V IC, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VO = 2.5 V, VIC = 3 V to 3 V 0.5 VIT+ Positive-going input threshold voltage IOH = 400 µa VIC = 15 V to 15 V 1 going VO = 0.4 V, VIC = 3 V to 3 V 0.5 VIT Negative-going input threshold voltage O IOL = 16 ma VIC = 15 V to 15 V 1 VOH High-level output voltage VID =1V V, V(STRB) =21V 2.1 V, IOH = 400 µa 25 2.5 42 4.2 55 5.5 VID = 1 V, V(STRB) =04V 0.4 V, IOH = 400 µa 25 2.5 42 4.2 55 5.5 VOL Low-level output voltage VID = 1 V, V(STRB) = 2.1 V, IOL = 16 ma 0.25 0.4 V II Input current VIC = 15 V 3 4.2 Inverting input VIC = 0 0 0.5 VIC = 15 V 3 4.2 VIC = 15 V 5 7 Noninverting input VIC = 0 1 1.4 VIC = 15 V 7 9.8 IIH(STRB) High-level strobe input current V(STRB) = 5.5 V 5 µa IIL(STRB) Low-level strobe input current V(STRB) = 0 1 1.4 ma ri Input resistance Inverting input 3.6 5 Noninverting input 1.8 2.5 Line-terminating resistance TA = 25 C 120 170 250 Ω IOS Short-circuit output current VCC = 5.5 V, VO = 0 2.8 4.5 6.7 ma VIC = 15 V, VID = 1 V 4.2 6 ICC Supply current (average per receiver) VIC = 0, VID = 0.5 V 6.8 10.2 ma Unless otherwise noted, V(STRB) 2.1 V or open. All typical values are at, VIC = 0, and TA = 25 C. switching characteristics, V CC = 5 V, T A = 25 C VIC = 15 V, VID = 1 V 9.4 14 V V V ma kω tplh(d) tphl(d) tplh(s) tphl(s) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low- to high-level output from differential input Propagation delay time, high- to low-level output from differential input Propagation delay time, low- to high-level output from STRB input Propagation delay time, high- to low-level output from STRB input RL = 400 Ω, CL = 15 pf, see Figure 1 18 40 ns RL = 400 Ω, CL = 15 pf, see Figure 1 31 45 ns RL = 400 Ω, CL = 15 pf, see Figure 1 9 30 ns RL = 400 Ω, CL = 15 pf, see Figure 1 15 25 ns POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 PARAMETER MEASUREMENT INFORMATION Input Output Pulse Generator No. 1 (see Note A) 400 Ω See Note C 50 Ω Pulse Generator No. 2 (see Note A) Strobe Input 50 Ω CL = 15 pf (see Note B) TEST CIRCUIT tw Input 0 V 0 V 0 V 0 V 2.5 V 2.5 V tw >100 ns >100 ns >100 ns >100 ns STRB 1.3 V 1.3 V 1.3 V 1.3 V 2.6 V 0 V tphl(d) tplh(d) tphl(s) tplh(s) Output 1.3 V 1.3 V 1.3 V 1.3 V VOH VOL VOLTAGE WAVEFORMS NOTES: A. B. The pulse generators have the following characteristics: ZO = 50 Ω, tr 10 ns, tf 10 ns, tw = 0.5 ±0.1 µs, PRR 1 MHz. CL includes probe and jig capacitance. C. All diodes are 1N3064 or equivalent. Figure 1. Test Circuit and Voltage Waveforms 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS TYPICAL CHARACTERISTICS SLLS092D OCTOBER 1972 REVISED APRIL 1998 V VID Differential Input Threshold Voltage V 0.3 0.2 0.1 0 0.1 0.2 DIFFERENTIAL INPUT THRESHOLD VOLTAGE vs SUPPLY VOLTAGE VIC = 0 TA = 25 C VO = 2.5 V, IO = 400 µa VO = 0.4 V, IO = 16 ma V VID Differential Input Threshold Voltage V 0.5 0.4 0.3 0.2 0.1 0 0.1 0.2 0.3 0.4 DIFFERENTIAL INPUT THRESHOLD VOLTAGE vs COMMON-MODE INPUT VOLTAGE TA = 25 C VO = 2.5 V, IO = 400 µa VO = 0.4 V, IO = 16 ma 0.3 4.5 5 5.5 VCC Supply Voltage V 6 0.5 20 15 10 5 0 5 10 15 VIC Common-Mode Input Voltage V 20 Figure 2 Figure 3 VID Differential Input Threshold Voltage V 100 50 0 50 100 DIFFERENTIAL INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE 150 VIC = 0 200 75 50 25 VO = 2.5 V, IO = 400 µa VO = 0.4 V, IO = 16 ma 0 25 50 75 TA Free-Air Temperature C 100 125 Figure 4 Operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 TYPICAL CHARACTERISTICS V VO O Output Voltage V 5 4 3 2 OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE VID = 0.5 V, IO = 400 µa V VO O Output Voltage V 5 4 3 2 VOLTAGE TRANSFER CHARACTERISTICS VIC = 0 From Output Under Test 10 kω 5 V TA = 125 C 400 Ω 4 Each 1N3064 TA = 25 C TA = 55 C 1 1 VID = 0.5 V, IOL = 16 ma 0 75 50 25 0 25 50 75 TA Free-Air Temperature C 100 125 0 0.5 0.4 0.3 0.2 0.1 0 0.1 0.2 0.3 0.4 VID Differential Input Voltage V 0.5 Figure 5 Figure 6 10 8 6 VID = 0 to ±20 V TA = 25 C INPUT CURRENT vs INPUT VOLTAGE Ω 200 190 TERMINATING RESISTANCE vs FREE-AIR TEMPERATURE II Input Current ma 4 2 0 2 4 6 IN IN+ Terminating Resistance 180 170 160 8 10 20 15 10 5 0 5 10 15 VI Input Voltage V Figure 7 20 150 75 50 25 0 25 50 75 TA Free-Air Temperature C Figure 8 100 125 Operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. 8 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS TYPICAL CHARACTERISTICS SLLS092D OCTOBER 1972 REVISED APRIL 1998 12 SUPPLY CURRENT (AVERAGE PER RECEIVER) vs COMMON-MODE INPUT VOLTAGE 300 POWER DISSIPATION (AVERAGE PER RECEIVER) vs COMMON-MODE INPUT VOLTAGE VID = 1 V ICC Supply Current ma 10 8 6 4 2 No Load TA = 25 C VID = 1 V VID = 1 V PD P D Power Dissipation mw 250 200 150 100 50 TA = 125 C Max Rated PD at TA = 125 C (W Package ) TA = 25 C 0 20 15 10 5 0 5 10 15 20 VIC Common-Mode Input Voltage V Figure 9 0 20 15 10 5 0 5 10 15 20 VIC Common-Mode Input Voltage V Figure 10 Operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 9

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 TYPICAL CHARACTERISTICS MAXIMUM NOISE PULSE DURATION vs MAXIMUM RESPONSE TIME-CONTROL CAPACITANCE tw Maximum Noise Pulse Duration ns 1000 700 400 200 100 70 40 20 TA = 25 C See Note A 2.5 V 2.5 V INPUT PULSE tw 0 V 10 10 40 100 400 1000 4000 Response Time Control Capacitance pf 10000 NOTE A: Figure 11 shows the maximum duration of the illustrated pulse that can be applied differently without the output changing from the low to high level. Figure 11 Operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. 10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS TYPICAL CHARACTERISTICS SLLS092D OCTOBER 1972 REVISED APRIL 1998 Propagation Delay Time From Differential Input ns t P(D) 38 36 34 32 30 28 26 24 22 20 18 16 14 75 50 PROPAGATION DELAY TIME FROM DIFFERENTIAL INPUT vs FREE-AIR TEMPERATURE See Figure 1 25 tplh(d) 0 tphl(d) 25 Figure 12 50 75 TA Free-Air Temperature C 100 125 Propagation Delay Time From Strobe Input ns t P(S) 20 18 16 14 12 10 8 6 4 75 See Figure 1 50 PROPAGATION DELAY TIME FROM STROBE INPUT vs FREE-AIR TEMPERATURE 25 0 25 Figure 13 tphl(s) tplh(s) 50 75 TA Free-Air Temperature C 100 125 Operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 11

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS SLLS092D OCTOBER 1972 REVISED APRIL 1998 APPLICATION INFORMATION 1/2 183 Inputs A B C D Z Y Twisted Pair 0.002 µf (see Note A) 1/2 182 IN RT IN+ STRB RTC OUT 100 pf (see Note B) GND GND NOTES: A. When the inputs are open circuited, the output is high. A capacitor may be used for dc isolation of the line-terminating resistor. At the frequency of operation, the impedance of the capacitor should be relatively small. Example: let f = 5 MHz C = 0.002 µf Z (C) 1 2fC 1 2. 5 10 6.. 0.002 10 6. Z (C) 16 B. Use of a capacitor to control response time is optional. Figure 14. Transmission of Digital Data Over Twisted-Pair Line 12 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking 5962-7900801VCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 5962-7900801VC A SNV55182J 5962-7900801VDA ACTIVE CFP W 14 25 TBD A42 N / A for Pkg Type -55 to 125 5962-7900801VD A SNV55182W SN75182D ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) SN75182DR ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) SN75182N ACTIVE PDIP N 14 25 Green (RoHS & no Sb/Br) SN75182NE4 ACTIVE PDIP N 14 25 Green (RoHS & no Sb/Br) SN75182NSR ACTIVE SO NS 14 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75182 CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75182 CU NIPDAU N / A for Pkg Type 0 to 70 SN75182N CU NIPDAU N / A for Pkg Type 0 to 70 SN75182N CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75182 (4/5) Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2018 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN75182DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 SN75182NSR SO NS 14 2000 330.0 16.4 8.2 10.5 2.5 12.0 16.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN75182DR SOIC D 14 2500 367.0 367.0 38.0 SN75182NSR SO NS 14 2000 367.0 367.0 38.0 Pack Materials-Page 2

SCALE 0.900 PACKAGE OUTLINE J0014A CDIP - 5.08 mm max height CERAMIC DUAL IN LINE PACKAGE PIN 1 ID (OPTIONAL) A 4X.005 MIN [0.13].015-.060 TYP [ 0.38-1.52] 12X.100 [2.54] 1 14 14X.045-.065 [ 1.15-1.65] 14X.014-.026 [ 0.36-0.66].010 [0.25] C A B.754-.785 [ 19.15-19.94] 7 8 B.245-.283 [ 6.22-7.19].308-.314 [ 7.83-7.97] AT GAGE PLANE.2 MAX TYP [5.08] C.13 MIN TYP [3.3] SEATING PLANE.015 GAGE PLANE [0.38] 0-15 TYP 14X.008-.014 [0.2-0.36] 4214771/A 05/2017 NOTES: 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This package is hermitically sealed with a ceramic lid using glass frit. 4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only. 5. Falls within MIL-STD-1835 and GDIP1-T14. www.ti.com

J0014A EXAMPLE BOARD LAYOUT CDIP - 5.08 mm max height CERAMIC DUAL IN LINE PACKAGE SEE DETAIL A (.300 ) TYP [7.62] SEE DETAIL B 1 14 12X (.100 ) [2.54] SYMM 14X (.039) [1] 7 8 SYMM LAND PATTERN EXAMPLE NON-SOLDER MASK DEFINED SCALE: 5X.002 MAX [0.05] ALL AROUND (.063) [1.6] SOLDER MASK OPENING METAL (.063) [1.6] METAL (R.002 ) TYP [0.05] DETAIL A SCALE: 15X SOLDER MASK OPENING DETAIL B 13X, SCALE: 15X.002 MAX [0.05] ALL AROUND 4214771/A 05/2017 www.ti.com

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2018, Texas Instruments Incorporated