Description. Benefits. Logic Control. Rev 2.1, May 2, 2008 Page 1 of 11

Similar documents
Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Description. Benefits. Low Power and Low Jitter PLL. (Divider for -2 only) GND

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram

profile for maximum EMI Si50122-A5 does not support Solid State Drives (SSD) Wireless Access Point Home Gateway Digital Video Cameras REFOUT DIFF1

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 9

Table 1. TS1100 and MAX9634 Data Sheet Specifications. TS1100 ±30 (typ) ±100 (typ) Gain Error (%) ±0.1% ±0.1%

Si52111-B3/B4 PCI-EXPRESS GEN 2 SINGLE OUTPUT CLOCK GENERATOR. Features. Applications. Description. compliant. 40 to 85 C

AN1093: Achieving Low Jitter Using an Oscillator Reference with the Si Jitter Attenuators

IN1/XA C PAR IN2/XB. Figure 1. Equivalent Crystal Circuit

AN862: Optimizing Jitter Performance in Next-Generation Internet Infrastructure Systems

Si21xxx-yyy-GM SMIC 55NLL New Raw Wafer Suppliers

AN599. Si4010 ARIB STD T-93 TEST RESULTS (315 MHZ) 1. Introduction. 2. Relevant Measurements Limits DKPB434-BS Schematic and Layout

UG123: SiOCXO1-EVB Evaluation Board User's Guide

Not Recommended for New Design. SL28PCIe16. EProClock PCI Express Gen 2 & Gen 3 Clock Generator. Features. Pin Configuration.

TS3003 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3003 Demo Board TS3003DB

Table MHz TCXO Sources. AVX/Kyocera KT7050B KW33T

TS1105/06/09 Current Sense Amplifier EVB User's Guide

AN985: BLE112, BLE113 AND BLE121LR RANGE ANALYSIS

UG175: TS331x EVB User's Guide

TS3004 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3004 Demo Board TS3004DB. 5V Supply Voltage FOUT/PWMOUT Output Period Range:

package and pinout temperature range Test and measurement Storage FPGA/ASIC clock generation 17 k * 3

AN255. REPLACING 622 MHZ VCSO DEVICES WITH THE Si55X VCXO. 1. Introduction. 2. Modulation Bandwidth. 3. Phase Noise and Jitter

AN31. I NDUCTOR DESIGN FOR THE Si41XX SYNTHESIZER FAMILY. 1. Introduction. 2. Determining L EXT. 3. Implementing L EXT

When paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.

AN656. U SING NEC BJT(NESG AND NESG250134) POWER AMPLIFIER WITH Si446X. 1. Introduction. 2. BJT Power Amplifier (PA) and Match Circuit

Figure 1. Low Voltage Current Sense Amplifier Utilizing Nanopower Op-Amp and Low-Threshold P-Channel MOSFET

Change of Substrate Vendor from SEMCO to KCC

AN959: DCO Applications with the Si5341/40

Normal Oscillator Behavior (Device A) Figure 1. Normal Oscillator Behavior (Device A) ft = f0 1 + TC1 T T0

AN905 EXTERNAL REFERENCES: OPTIMIZING PERFORMANCE. 1. Introduction. Figure 1. Si5342 Block Diagram. Devices include: Si534x Si5380 Si539x

Assembly Site Addition (UTL3)

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 8

90 µa max supply current 9 µa shutdown current Operating Temperature Range: 40 to +85 C 5-pin SOT-23 package RoHS-compliant

Figure 1. Typical System Block Diagram

WT11I DESIGN GUIDE. Monday, 28 November Version 1.1

Description. Benefits CONTROL LOGIC. Rev 1.2, December 21, 2010 Page 1 of 12

AN0026.1: EFM32 and EFR32 Wireless SOC Series 1 Low Energy Timer

AN0026.0: EFM32 and EZR32 Wireless MCU Series 0 Low Energy Timer

AN933: EFR32 Minimal BOM

INPUT DIE V DDI V DD2 ISOLATION ISOLATION XMIT GND2. Si8710 Digital Isolator. Figure 1. Si8710 Digital Isolator Block Diagram

Si597 QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.

3.2x5 mm packages. temperature range. Test and measurement Storage FPGA/ASIC clock generation. 17 k * 3

Optocoupler 8. Shield. Optical Receiver. Figure 1. Optocoupler Block Diagram

AN1104: Making Accurate PCIe Gen 4.0 Clock Jitter Measurements

Si4825-DEMO. Si4825 DEMO BOARD USER S GUIDE. 1. Features. Table 1. Si4825 Band Sequence Definition

S R EVISION D VOLTAGE- C ONTROLLED C RYSTAL O SCILLATOR ( V C X O ) 1 0 M H Z TO 1. 4 G H Z

Not Recommended for New Design. SL28PCIe25. EProClock PCI Express Gen 2 & Gen 3 Generator. Features. Block Diagram.

TS A 0.65V/1µA Nanopower Voltage Detector with Dual Outputs DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

Si596 DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.

Low-Power Single/Dual-Supply Dual Comparator with Reference. A 5V, Low-Parts-Count, High-Accuracy Window Detector

TSM6025. A +2.5V, Low-Power/Low-Dropout Precision Voltage Reference FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT

Si595 R EVISION D VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.

Pin Assignments VDD CLK- CLK+ (Top View)

TSM9634F. A 1µA, SOT23 Precision Current-Sense Amplifier DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

Si Data Short

Si Data Short

Figure 1. LDC Mode Operation Example

Si53360/61/62/65 Data Sheet

BGM13P22 Module Radio Board BRD4306A Reference Manual

AN114. Scope. Safety. Materials H AND SOLDERING TUTORIAL FOR FINE PITCH QFP DEVICES. Optional. Required. 5. Solder flux - liquid type in dispenser

AN523. OVERLAY CONSIDERATIONS FOR THE Si114X SENSOR. 1. Introduction. 2. Typical Application

Low-Power Single/Dual-Supply Quad Comparator with Reference FEATURES

Features + DATAIN + REFCLK RATESEL1 CLKOUT RESET/CAL. Si DATAOUT DATAIN LOS_LVL + RATESEL1 LOL LTR SLICE_LVL RESET/CAL

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

RoHS compliant, Pb-free Industrial temperature range: 40 to +85 C Footprint-compatible with CDCLVC , 2.5, or 3.3 V operation 16-TSSOP

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

The 500 Series Z-Wave Single Chip ADC. Date CET Initials Name Justification

Si52112-B3/B4 PCI-EXPRESS GEN 2 DUAL OUTPUT CLOCK GENERATOR. Features. Applications. Description. compliant. 40 to 85 C

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

Storage Telecom Industrial Servers Backplane clock distribution

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

UG310: XBee3 Expansion Kit User's Guide

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

Si52112-A1/A2 PCI-EXPRESS GEN 1 DUAL OUTPUT CLOCK GENERATOR. Features. Applications. Description. output buffers. (3x3 mm) spread spectrum outputs

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

AN1005: EZR32 Layout Design Guide

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

UG310: LTE-M Expansion Kit User's Guide

Ultra Series Crystal Oscillator Si562 Data Sheet

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

TS1105/06 Data Sheet. TS1105 and TS1106 Unidirectional and Bidirectional Current- Sense Amplifiers + Buffered Unipolar Output with Adjustable Bias

AN1057: Hitless Switching using Si534x/8x Devices

3.3V ZERO DELAY CLOCK MULTIPLIER

AN427. EZRADIOPRO Si433X & Si443X RX LNA MATCHING. 1. Introduction. 2. Match Network Topology Three-Element Match Network

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

Ultra Series Crystal Oscillator Si540 Data Sheet

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

Ultra Series Crystal Oscillator Si540 Data Sheet

Transcription:

Key Features DC to 220 MHz operating frequency range Low output clock skew: 60ps-typ Low part-to-part output skew: 80 ps-typ 3.3V to 2.5V operation supply voltage range Low power dissipation: - 10 ma-typ at 66MHz at VDD=3.3V - 9 ma-typ at 66MHz at VDD=2.5V One input to four output fanout buffer drivers Output Enable (OE) control function Available in 8-pin TSSOP package Available in Commercial and Industrial grades Available in Lead (Pb) free package Applications General Purpose PCI/PCI-X Clock Buffer Printers, MFPs and Digital Copiers PCs and Work Stations Routers, Switchers and Servers Datacom and Telecom High-Speed Digital Embeded Systems Block Diagram Description SL23EP04NZ Low Jitter and Skew DC to 220 MHz Clock Buffer OE CLKIN Logic Control The SL23EP04NZ is a low skew, jitter and power fanout buffer designed to produce up to four (4) clock outputs from one (1) reference input clock, for high speed clock distribution, including PCI/PCI-X applications. The SL23EP04NZ products operate from DC to 220MHz. The only difference between SL23EP04-1 and SL23EP04NZ-1Z is the OE logic implementation. Refer to the Available OE Logic Configuration Table. 1 Benefits Up to four (4) distribution of input clock Low propagation delay Low output-to-output skew Low output jitter Low power dissipation VDD GND CLK1 CLK2 CLK3 CLK4 Rev 2.1, May 2, 2008 Page 1 of 11 2400 West Cesar Chavez, Austin, TX 78701 1+(512) 416-8500 1+(512) 416-9669 www.silabs.com

Pin Configuration Pin Description Pin Number CLKIN OE CLK1 GND 1 2 3 4 8 7 6 5 8-Pin TSSOP CLK4 CLK3 VDD CLK2 Pin Name Pin Type Pin Description 1 CLKIN Input Reference Clock Input 2 OE Output Output Enable. Refer to the Table. 1 for Logic Table 3 CLK1 Output Buffered Clock Output 1 4 GND Power Power Ground. 5 CLK2 Output Buffered Clock Output 2 6 VDD Output 3.3V to 2.5V +/-10% Power Supply 7 CLK3 Power Buffered Clock Output 3 8 CLK4 Input Buffered Clock Output 4 SL23EP04NZ Rev 2.1, May 2, 2008 Page 2 of 11

General Description The SL23EP04NZ is a low skew, jitter and power fanout clock distribution buffer designed to produce up to four (4) clock outputs from one (1) reference input clock, for high speed clock distribution, including PCI/PCI-X applications. Input and output Frequency Range The input and output frequency is the same (1x) for SL23EP04NZ-1 and SL23EP04NZ-1Z. The products operate from DC to 220MHz clock range with up to 30pF output loads at each output. OE (Output Enable) Function The only difference between SL23EP04-1 and SL23EP04NZ-1Z is the OE logic implementation. When OE=0, SL23EP04NZ-1 outputs are disabled and outputs are at Logic Low. In the case of SL23EP04NZ-1Z the outputs are at High-Z. Refer to the Available OE Logic Configuration Table. 1 below. CLKIN (Pin-1) OE (Pin-2) Output Clock Skew All outputs should drive the similar load to achieve outputto-output skew and input-to-output delay specifications as given in the switching electrical tables. Power Supply Range (VDD) The SL23EP04 is designed to operate from 3.3V+/-10% to 2.5V+/-10% VDD power supply range. An internal on-chip voltage regulator is used to provide to constant power supply of 1.8V in the core, leading to a consistent and stable electrical performance in terms of skew and jitter. The SL23EP04NZ I/O is powered by using VDD. Contact SLI for 1.8V power supply Fan-Out Buffer and ZDB products. SL2304NZ-1 CLKOUT [1:4] SL2304NZ-1Z CLKOUT [1:4] Low Low Low High-Z High Low Low High-Z Low High Low Low High High High High Table 1. Available SL23EP04 CLKIN and OE Logic Configurations Rev 2.1, May 2, 2008 Page 3 of 11

Absolute Maximum Ratings (All Products) Description Condition Min Max Unit Supply voltage, VDD -0.5 4.2 V All Inputs and Outputs -0.5 VDD+0.5 V Ambient Operating Temperature In operation, C-Grade 0 70 C Ambient Operating Temperature In operation, I-Grade -40 85 C Storage Temperature No power is applied -65 150 C Junction Temperature In operation, power is applied 125 C Soldering Temperature 260 C ESD Rating (Human Body Model) JEDEC22-A114D -4,000 4,000 V ESD Rating (Charge Device Model) JEDEC22-C101C -1,500 1,500 V ESD Rating (Machine Model) JEDEC22-A115D -250 250 V Operating Conditions (C and I-Grade) Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF Operating Voltage VDD1 VDD+/-10% 2.97 3.3 3.63 V Operating Temperature TA-1 TA-2 Ambient Temperature C-Grade Ambient Temperature I-Grade 0 70 C -40 85 C Input Capacitance VINC Pins 1 and 2 3 5 pf Load Capacitance CL1 All Outputs 220MHz, 3.3V 15 pf CL2 All Outputs 134MHz, 3.3V 30 pf Operating Frequency FCLKIN1 Input Clock Range, CL=15pF DC 220 MHz Operating Frequency FCLKIN2 Input Clock Range, CL=30pF DC 134 MHz Rev 2.1, May 2, 2008 Page 4 of 11

DC Electrical Characteristics (C-Grade and VDD=3.3V) Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70 C Input Low Voltage VINL CLKIN and OE 0.8 V Input High Voltage VINH CLKIN and OE 2.0 VDD+0.3 V Input Low Current IINL 0 < VIN < 0.8V 10 µa Input High Current IINH 2.4V < VIN < VDD 15 µa Output Low Voltage VOL IOL=12mA 0.4 V Output High Voltage VOH IOH=-12mA 2.4 V IDD1 IDD2 IDD3 CLKIN=33MHz CLKIN=66MHz CLKIN=166MHz Switching Electrical Characteristics (C-Grade and VDD=3.3V) 8 12 ma 10 15 ma 14 20 ma Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70 C Output Frequency Range FOUT1 CL=15pF 0-220 MHz FOUT2 CL=30pF 0-134 MHz Input Duty Cycle DC1 20 50 80 % DC2 DC3 CL=15pF, Fout=166MHz CL=30pF, Fout=100MHz 45 50 55 % 40 50 60 % Output Rise/Fall Time tr/f-1 CL=15pF, measured at 0.8V to 2.0V 1.2 ns Output Rise/Fall Time tr/f-2 CL=30pF, measured at 0.8V to 2.0V 1.6 ns Output to Output Skew Part to Part Skew Propagation Delay Time SKW1 SKW2 PDT from CLKIN to Output Clock rising edge and Outputs are equally loaded 60 120 ps 80 160 ps 1.5 2.5 3.5 ns Cycle-to-Cycle Jitter CCJ1 CLKIN=66MHz and CL=0 (No Load) 35 70 ps Cycle-to-Cycle Jitter CCJ2 CLKIN=166MHz and CL=0 (No Load) 25 50 ps Power-up Time tpu Power-up time for VDD to reach maximum specified time 0.05 100 ms Rev 2.1, May 2, 2008 Page 5 of 11

DC Electrical Characteristics (I-Grade and VDD=3.3V) Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85 C Input Low Voltage VINL CLKIN and OE 0.8 V Input High Voltage VINH CLKIN and OE 2.0 VDD+0.3 V Input Low Current IINL 0 < VIN < 0.8V 10 µa Input High Current IINH 2.4V < VIN < VDD 15 µa Output Low Voltage VOL IOL=12mA 0.4 V Output High Voltage VOH IOH=-12mA 2.4 V IDD1 IDD2 IDD3 CLKIN=33MHz CLKIN=66MHz CLKIN=166MHz Switching Electrical Characteristics (I-Grade and VDD=3.3V) Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85 C 9 13 ma 11 16 ma 15 21 ma Output Frequency Range FOUT1 CL=15pF 0-200 MHz FOUT2 CL=30pF 0-134 MHz Input Duty Cycle DC1 20 50 80 % DC2 DC3 CL=15pF, Fout=166MHz CL=30pF, Fout=134MHz 45 50 55 % 40 50 60 % Output Rise/Fall Time tr/f-1 CL=15pF, measured at 0.6V to 1.8V 1.4 ns Output Rise/Fall Time tr/f-2 CL=30pF, measured at 0.6V to 1.8V 1.8 ns Output to Output Skew Part to Part Skew Propagation Delay Time SKW1 SKW2 PDT from CLKIN to Output Clock rising edge and Outputs are equally loaded 70 140 ps 90 180 ps 1.2 2.5 3.8 ns Cycle-to-Cycle Jitter CCJ1 CLKIN=66MHz and CL=0 (No Load) 40 80 ps Cycle-to-Cycle Jitter CCJ2 CLKIN=166MHz and CL=0 (No Load) 30 60 ps Power-up Time tpu Power-up time for VDD to reach minimum specified time 0.05 100 ms Rev 2.1, May 2, 2008 Page 6 of 11

Operating Conditions (C and I-Grade and VDD=2.5V) Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70 C Operating Voltage VDD VDD+/-10% 2.25 2.5 2.75 V Operating Temperature TA-1 TA-2 Ambient Temperature C-Grade Ambient Temperature I-Grade 0 70 C -40 85 C Input Capacitance VINC Pins 1 and 2 3 5 pf Load Capacitance CL1 All Outputs 180MHz 15 pf CL2 All Outputs 80MHz 30 pf Operating Frequency CLKIN1 Input Clock Range, CL=15pF DC 180 MHz Operating Frequency CLKIN2 Input Clock Range, CL=30pF DC 80 MHz DC Electrical Characteristics (C-Grade and VDD=2.5V) Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70 C Input Low Voltage VINL CLKIN and OE 0.7 V Input High Voltage VINH CLKIN and OE 1.7 VDD+0.3 V Input Low Current IINL 0 < VIN < 0.8V 10 µa Input High Current IINH 2.4V < VIN < VDD 15 µa Output Low Voltage VOL IOL=8mA 0.4 V Output High Voltage VOH IOH=-8mA VDD-0.6 V IDD1 IDD2 IDD3 CLKIN=33MHz CLKIN=66MHz CLKIN=166MHz Switching Electrical Characteristics (C-Grade and VDD=2.5V) Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70 C 7 11 ma 9 14 ma 13 18 ma Output Frequency Range FOUT1 CL=15pF 0-180 MHz FOUT2 CL=30pF 0-80 MHz Input Duty Cycle DC1 20 50 80 % DC2 CL=15pF, Fout=166MHz 45 50 55 % Rev 2.1, May 2, 2008 Page 7 of 11

CL=30pF, Fout=80MHz DC3 40 50 60 % Output Rise/Fall Time tr/f-1 CL=15pF, measured at 0.6V to 1.7V 1.6 ns Output Rise/Fall Time tr/f-2 CL=30pF, measured at 0.6V to 1.7V 2.0 ns Output to Output Skew Part to Part Skew Propagation Delay Time SKW1 SKW2 PDT from CLKIN to Output Clock rising edge and Outputs are equally loaded 70 140 ps 90 180 ps xxx xxx ns Cycle-to-Cycle Jitter CCJ1 CLKIN=66MHz and CL=0 (No Load) 50 100 ps Cycle-to-Cycle Jitter CCJ2 CLKIN=166MHz and CL=0 (No Load) 40 80 ps Power-up Time tpu Power-up time for VDD to reach minimum specified time DC Electrical Characteristics (I-Grade and VDD=2.5V) 0.05 100 ms Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85 C Input Low Voltage VINL CLKIN and OE 0.7 V Input High Voltage VINH CLKIN and OE 1.7 VDD+0.3 V Input Low Current IINL 0 < VIN < 0.8V 10 µa Input High Current IINH 2.4V < VIN < VDD 15 µa Output Low Voltage VOL IOL=8mA 0.4 V Output High Voltage VOH IOH=-8mA VDD-0.6 V IDD1 IDD2 IDD3 CLKIN=33MHz CLKIN=66MHz CLKIN=166MHz Switching Electrical Characteristics (I-Grade and VDD=2.5V) Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85 C 8 12 ma 10 15 ma 12 19 ma Output Frequency Range FOUT1 CL=15pF 0-180 MHz FOUT2 CL=30pF 0-80 MHz Input Duty Cycle DC1 20 50 80 % DC2 CL=15pF, Fout=166 MHz 45 50 55 % Rev 2.1, May 2, 2008 Page 8 of 11

DC3 CL=15pF, Fout=80 MHz 45 50 55 % Output Rise/Fall Time tr/f-1 CL=15pF, measured at 0.6V to 1.7V 1.8 ns Output Rise/Fall Time tr/f-2 CL=30pF, measured at 0.6V to 1.7V 2.4 ns Output to Output Skew Part to Part Skew Propagation Delay Time SKW1 SKW2 PDT from CLKIN to Output Clock rising edge and Outputs are equally loaded 100 200 ps 120 240 ps 4.2 6.8 ns Cycle-to-Cycle Jitter CCJ1 CLKIN=66MHz and CL=0 (No Load) 70 140 ps Cycle-to-Cycle Jitter CCJ2 CLKIN=133MHz and CL=0 (No Load) 60 120 ps Power-up Time tpu Power-up time for VDD to reach minimum specified time External Components & Design Considerations Typical Application Schematic CLKIN VDD 0.1μF 1 6 OE 2 Comments and Recommendations SL23EP04NZ GND 4 3 5 7 8 CL CL CL CL CLK1 CLK2 CLK3 CLK4 0.05 100 ms Decoupling Capacitor: A decoupling capacitor of 0.1μF must be used between VDD and VSS pins. Place the capacitor on the component side of the PCB as close to the VDD pin as possible. The PCB trace to the VDD pin and to the GND via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin. Rev 2.1, May 2, 2008 Page 9 of 11

Package Outline and Package Dimensions 8-Pin TSSOP (4.4 mm) 0.850(0.033) 0.950(0.037) 0.190(0.007) 0.300(0.012) 8 5 Pin-1 ID 1 4 2.900(0.114) 3.100(0.122) Thermal Characteristics 0.650(0.025) BSC 4.300(0.169) 4.500(0.177) 0.050(0.002) 0.150(0.006) 6.250(0.246) 6.500(0.256) 1.100(0.043) MAX Seating Plane 0.076(0.003) 0.250(0.010) BSC Gauge Plane 0 to 8 Dimensions are in milimeters(inches). Top line: (MIN) and Bottom line: (Max) 0.500(0.020) 0.700(0.027) 0.090(0.003) 0.200(0.008) Parameter Symbol Condition Min Typ Max Unit Thermal Resistance Junction to Ambient Thermal Resistance Junction to Case θ JA Still air - 110 - C/W θ JA 1m/s air flow - 100 - C/W θ JA 3m/s air flow - 80 - C/W θ JC Independent of air flow - 35 - C/W Rev 2.1, May 2, 2008 Page 10 of 11

Ordering Information [1] Ordering Number Marking Shipping Package Package Temperature SL23EP04NZZC-1 SL23EP04NZC-1 Tube 8-pin TSSOP 0 to 70 C SL23EP04NZZC-1T SL23EP04NZC-1 Tape and Reel 8-pin TSSOP 0 to 70 C SL23EP04NZZI-1 SL23EP04NZI-1 Tube 8-pin TSSOP -40 to 85 C SL23EP04NZZI-1T SL23EP04NZI-1 Tape and Reel 8-pin TSSOP -40 to 85 C SL23EP04NZZC-1Z SL23EP04NZC-1Z Tube 8-pin TSSOP 0 to 70 C SL23EP04NZZC-1ZT SL23EP04NZC-1Z Tape and Reel 8-pin TSSOP 0 to 70 C SL23EP04NZZI-1Z SL23EP04NZI-1Z Tube 8-pin TSSOP -40 to 85 C SL23EP04NZZI-1ZT SL23EP04NZI-1Z Tape and Reel 8-pin TSSOP -40 to 85 C Notes: 1. The SL23EP04NZ products are RoHS compliant. Rev 2.1, May 2, 2008 Page 11 of 11

ClockBuilder Pro One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and ios (CBGo only). www.silabs.com/cbpro Timing Portfolio www.silabs.com/timing SW/HW www.silabs.com/cbpro Quality www.silabs.com/quality Support and Community community.silabs.com Disclaimer Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, Bluegiga, Bluegiga Logo, Clockbuilder, CMEMS, DSPLL, EFM, EFM32, EFR, Ember, Energy Micro, Energy Micro logo and combinations thereof, "the world s most energy friendly microcontrollers", Ember, EZLink, EZRadio, EZRadioPRO, Gecko, ISOmodem, Precision32, ProSLIC, Simplicity Studio, SiPHY, Telegesis, the Telegesis Logo, USBXpress and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA http://www.silabs.com