AN255. REPLACING 622 MHZ VCSO DEVICES WITH THE Si55X VCXO. 1. Introduction. 2. Modulation Bandwidth. 3. Phase Noise and Jitter
|
|
- John Knight
- 5 years ago
- Views:
Transcription
1 REPLACING 622 MHZ VCSO DEVICES WITH THE Si55X VCXO 1. Introduction The Silicon Laboratories Si550 is a high-performance, voltage-controlled crystal oscillator (VCXO) device that is suitable for use in SONET/SDH phase-locked loop (PLL) applications. The Si550 is available in a 5x7 mm package with an industry-standard footprint and pin-out and can be used as a replacement for voltage-controlled SAW oscillator (VCSO) or VCXO devices in existing PLL designs. This application note discusses use of the Si550 as a replacement for a leading 622 MHz VCSO device with respect to the following device characteristics: Modulation bandwidth Phase noise and jitter Nominal VCO gain (Kvco) Variation in Kvco over normal operating conditions Power supply rejection ratio (PSRR) 2. Modulation Bandwidth The phase shift associated with the modulation bandwidth of a VCO can be a factor in calculating the phase margin around the PLL loop if the loop bandwidth is relatively close to the VCO modulation bandwidth. In order to facilitate these phase margin calculations, the Si550 modulation bandwidth is specified as the modulation frequency at which the phase shift reaches 45 degrees, rather than the frequency at which the modulation amplitude reaches 3 db. The Si550 modulation bandwidth, measured using the 45 degree phase shift criteria, is 10 khz typical. The PLL circuits used for clock recovery and jitter attenuation ("clock cleaning") in high-speed communications systems typically have loop bandwidths in the 1 to 2 khz range, so the phase shift associated with the Si550 modulation bandwidth is not a significant factor in these designs. 3. Phase Noise and Jitter At the device level, both the Si550 and the 622 MHz VCSO devices have output jitter specifications of well below 1ps RMS for the standard SONET/SDH measurement bandwidths. However, several other factors, such as VCO gain and PSRR can have a significant affect on the PLL's jitter performance at the system level. These factors are addressed in the following sections. 4. Nominal VCO Gain Kvco The VCO gain, Kvco, specifies the amount of change in VCO output frequency that will result from a change in voltage at the V CONTROL input pin of the VCO. The VCO gain multiplied by the operating voltage range of the V CONTROL pin gives the "total pull range" of the VCO. "Absolute Pull Range" (APR) is a measure of the amount of VCO pull range that is available for PLL tracking of variations in the reference clock signal after allowing for the total frequency accuracy of the VCO. APR = (Total Pull Range) (Total Frequency Stability) Total Pull Range = Kvco x V CONTROL Range Total Frequency Stability = Initial Accuracy + Temperature Stability + Aging + Other ("Other" includes Supply variation, Load variation, Shock & Vibration, and Reflow) From a jitter generation and noise susceptibility perspective, it is desirable to use the lowest Kvco value that can still provide the minimum APR required for the application (PLLs for SONET/SDH applications typically need at least ±20 ppm APR). However, the poorer the frequency stability of the VCO, the larger the Kvco value must be to Rev /09 Copyright 2009 by Silicon Laboratories AN255
2 achieve a given APR. The 622 MHz VCSO device has a gain of Kvco = 390 ppm/v, and provides an APR of ±50 ppm. The Si550 is able to provide the same APR of ±50 ppm with a much lower gain of Kvco = 90 ppm/v. The lower Kvco value of the Si550 device can yield significant jitter performance benefits at the system level, as discussed in the following paragraphs. PLL circuits are commonly implemented using a charge-pump design or an op-amp active filter design. Simplified block diagrams for these two PLL topologies are given in Figure 1 and Figure 2, respectively. The loop bandwidth for a typical PLL design is proportional to the VCO gain and to the gain of the phase/frequency detector circuit. Selection of a particular VCO device determines the VCO gain. The loop bandwidth is then set by adjusting the gain of the phase/frequency detector circuit. The gain of the phase/frequency detector is typically set by adjusting the value of a resistor in the PFD filter circuit. This resistor is denoted Rg in both Figure 1 and in Figure 2. A capacitor, denoted Cz, is typically used with the resistor Rg to set the frequency of the loop zero. When replacing the VCO in an existing PLL design, it may be necessary to change the values of these discrete components in order to maintain the original loop bandwidth and zero location. CLKIN PFD up dn VCO CLKOUT R g C z (C << C z ) N Figure 1. Charge-Pump PLL R g C z CLKIN (R) XOR - + VCO CLKOUT (C << C z ) N Figure 2. Op-Amp Active Filter PLL For example, when replacing a VCSO having Kvco = 390 ppm/v with the Si550, if none of the discrete component values are changed then the PLL loop bandwidth would be scaled by a factor of 90/390. Scaling of the resistor value Rg by a factor of 390/90 would maintain loop bandwidth of the original design. The capacitor value Cz should then be scaled in by a factor of 90/390 in order to maintain the original zero location. The original values and new values for these component changes are summarized in Table 1. 2 Rev. 0.2
3 Table 1. Summary of Component Value Changes Original Value New Value VCO Device 622 MHz VCSO Si550 VCXO VCO APR ±50 ppm ±50 ppm VCO Gain 390 ppm/v 90 ppm/v PFD Gain Resistor Rg Rnew = Rg x 390/90 Zero location Capacitor Cz Cnew = Cz x 90/390 In this example, the new VCO gain value is smaller than the original, and the new resistor value is made larger in order to maintain the original loop bandwidth. This is a beneficial tradeoff from a system-level jitter perspective, because any noise that is coupled into the Vcontrol pin of the VCO is converted to jitter at the VCO output with a gain factor equal to Kvco. One small source of noise at the Vcontrol pin is noise voltage generated by the resistor Rg. The noise voltage generated by a resistor is proportional to the square root of the resistance, so the resistor noise voltage is roughly doubled in our example ((390/90)^0.5 = 2.08). However, Kvco has been reduced by a factor of four (90/390 = 0.23), so the net effect is that the jitter due to resistor noise has been cut in half. A more significant source of noise at the Vcontrol pin in typical PLL designs is the conducted or radiated emissions from other circuits in the equipment. Jitter resulting from these sources will be cut by a factor of four. The system level jitter implications discussed in the previous paragraph are summarized in Table 2. The Vcontrol pin of the VCO is generally considered the most sensitive node in any PLL design, and PLL designers must work hard to minimize noise at this point. Reducing the VCO gain, Kvco, reduces the sensitivity at this node, which results in lower PLL output jitter and also simplifies the PLL design task. Table 2. System Jitter Implications of Suggested Component Value Changes Output Jitter Source Output Jitter Due to Resistor Noise at V CONTROL pin. Output Jitter due to radiated/conducted noise at V CONTROL pin. Effect of Component Changes Jitter reduced by a factor of two. Jitter reduced by a factor of four. An additional potential benefit of the component value changes suggested in Table 1 is the reduction of the capacitor value. The large capacitance required for designs that have high VCO gain can cause difficulties for PLL designers. Reduction of this value may allow use of a capacitor with a smaller footprint and/or better a dielectric material. Alternatively, if the resistor value is scaled as indicated in Table 1 but the original capacitor value is retained, the effect is a lowering of the zero location, which can improve loop stability and reduce jitter peaking. Rev
4 5. Variation in Kvco over Normal Operating Conditions As stated earlier, typical PLL designs have a loop bandwidth that is proportional to the VCO gain, Kvco. As the VCO gain varies over the normal operating temperature and frequency of the application, the PLL loop bandwidth will also change. The PLL loop bandwidth, of course, affects critical performance characteristics such as jitter attenuation capability and loop stability/jitter peaking, so minimizing Kvco variation is important. The Si550 exhibits less variation in Kvco over temperature and operating frequency than does the 622 MHz VCSO device. To measure the difference in Kvco variation, one PLL circuit was built using the 622 MHz VCSO device, and a second PLL circuit was built using the Si550 VCXO with component value substitutions as indicated in Table 1. These two PLL circuits were built using identical circuit boards and using the same phase/frequency detector integrated circuit. The VCO gain for each device was measured by locking the PLL at two different frequencies that represented small offsets from the nominal operating frequency (i.e., 622 MHz ±5 ppm) and measuring the control voltage at the V CONTROL pin of the VCO at each frequency. The gain was then calculated as the difference in frequencies divided by the incremental change in control voltage: K VCO = f2 f1 V CONTROL2 V CONTROL1 This measurement was repeated at a number of different temperatures, ranging from 20 to +85 Cº, and the results were plotted as a graph of Kvco vs. temperature. To demonstrate the correlation between Kvco variation and PLL bandwidth variation, a jitter transfer measurement was made at the same temperature points for both PLL boards using an Anritsu MP1777A Jitter Analyzer. The 3 db cutoff frequencies from the measured jitter transfer curves were then also plotted as a function of temperature. The results from these measurements are shown in Figure 3 and Figure 4. To view this information another way, consider the task of designing a PLL to operate with a 1 khz loop bandwidth and jitter peaking of less than 0.1 db at a nominal operating temperature of +45 Cº. The component values can be adjusted to achieve the desired loop bandwidth and stability at the target temperature. It would then be desirable to know what the expected variation in Kvco would be relative to its value at +45 Cº. The variation in Kvco relative to +45 Cº is plotted in Figure 5 for the Si550 and for the 622 MHz VCSO. The total variation over 20 to +45 Cº for the Si550 is 12.7% ( 7% to +5.7%), while the total variation for the 622 MHz VCSO is 19.6% (+2% to 17.6%). 4 Rev. 0.2
5 Kvco (ppm/v) Loop BW (Hz) Kvco Loop Bandwidth Temperature (deg C) Figure 3. Kvco v. Temp and Loop Bandwidth v. Temp for 622 MHz VCSO Kvco Loop Bandwidth Kvco (ppm/v) Loop BW (Hz) Temperature (deg C) Figure 4. Kvco v. Temp and Loop Bandwidth v. Temp for Si550 Rev
6 10.0% % Change in Kvco relative to +45degC 5.0% 0.0% -5.0% -10.0% -15.0% 622 MHz VCSO Si550 VCXO -20.0% Temperature (degc) Figure 5. Kvco Variation over Temperature, Relative to Value at +45 Cº 6 Rev. 0.2
7 6. Power Supply Rejection Ratio (PSRR) Noise that is present on the VCO supply voltage (V DD ) may be converted to jitter on the VCO clock output. To measure the relative sensitivities of the Si550 and the 622 MHz VCSO devices with respect to supply noise, a sinusoidal noise source was added to the dc supply voltage, and the incremental increase in jitter present on the VCO output was measured. This test was repeated for a number of different sinusoidal noise frequencies, the results are plotted in the graph given in Figure 6. Here it can be seen that the Si550 device, which employs integral on-board voltage regulators, is much less susceptible to supply noise than the 622 MHz VCSO. The benefits of higher PSRR afforded by the Si550 device are most pronounced in the 1 to 10 khz frequency range, where noise generated by switching ICs is often most problematic. Jitter due to 1mV Sinusodal Noise (ps/mvrms) MHz VCSO Si550 VCXO ,000 Modulation Frequency (khz) Figure 6. Jitter Due to Power Supply Noise 7. Summary The Si550 VCXO is an excellent choice for use in new PLL designs or for replacement of 622 MHz VCSO or VCXO devices in existing PLL designs. The lower nominal Kvco value of this device, combined with improved Kvco temperature stability and superior power supply rejection ratio, serve to reduce overall PLL output jitter, reduce PLL noise sensitivity, and simplify the PLL design task. 8. Update Since this application note was initially written, the Si55x family of hybrid oscillators has added more Kv selections. In particular, a higher Kv = 356 ppm/v selection is now available. This feature gives the engineer another option to consider when replacing a VCSO. Depending on the PLL design, a high Kv VCSO may be drop-in replaced by a Kv = 356 ppm/v Si550 without needing to change any loop filter components. If the design allows, the Si55x linearity and power supply rejection advantages may then be accrued without otherwise changing the bill of materials. Review the current Si55x data sheets for the latest specifications. Rev
8 DOCUMENT CHANGE LIST Revision 0.1 to Revision 0.2 Added "8. Update" on page 7 noting Si55x Rev. D higher Kv option available. 8 Rev. 0.2
9 NOTES: Rev
10 ClockBuilder Pro One-click access to Timing tools, documentation, software, source code libraries & more. Available for Windows and ios (CBGo only). Timing Portfolio SW/HW Quality Support and Community community.silabs.com Disclaimer Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world s most energy friendly microcontrollers", Ember, EZLink, EZMac, EZRadio, EZRadioPRO, DSPLL, ISOmodem, Precision32, ProSLIC, SiPHY, USBXpress and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX USA
When paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.
Si5328: SYNCHRONOUS ETHERNET* COMPLIANCE TEST REPORT 1. Introduction Synchronous Ethernet (SyncE) is a key solution used to distribute Stratum 1 traceable frequency synchronization over packet networks,
More informationTable MHz TCXO Sources. AVX/Kyocera KT7050B KW33T
U SING THE Si5328 IN ITU G.8262-COMPLIANT SYNCHRONOUS E THERNET APPLICATIONS 1. Introduction The Si5328 and G.8262 The Si5328 is a Synchronous Ethernet (SyncE) PLL providing any-frequency translation and
More informationTable 1. TS1100 and MAX9634 Data Sheet Specifications. TS1100 ±30 (typ) ±100 (typ) Gain Error (%) ±0.1% ±0.1%
Current Sense Amplifier Performance Comparison: TS1100 vs. Maxim MAX9634 1. Introduction Overall measurement accuracy in current-sense amplifiers is a function of both gain error and amplifier input offset
More informationIN1/XA C PAR IN2/XB. Figure 1. Equivalent Crystal Circuit
CRYSTAL SELECTION GUIDE FOR Si533X AND Si5355/56 DEVICES 1. Introduction This application note provides general guidelines for the selection and use of crystals with the Si533x and Si5355/56 family of
More informationFigure 1. Typical System Block Diagram
Si5335 SOLVES TIMING CHALLENGES IN PCI EXPRESS, C OMPUTING, COMMUNICATIONS AND FPGA-BASED SYSTEMS 1. Introduction The Si5335 is ideally suited for PCI Express (PCIe) and FPGA-based embedded computing and
More informationFigure 1. Low Voltage Current Sense Amplifier Utilizing Nanopower Op-Amp and Low-Threshold P-Channel MOSFET
SUB-1 V CURRENT SENSING WITH THE TS1001, A 0.8V, 0.6µA OP-AMP 1. Introduction AN833 Current-sense amplifiers can monitor battery or solar cell currents, and are useful to estimate power capacity and remaining
More informationAN1093: Achieving Low Jitter Using an Oscillator Reference with the Si Jitter Attenuators
AN1093: Achieving Low Jitter Using an Oscillator Reference with the Si5342-47 Jitter Attenuators This applican note references the Si5342-7 jitter attenuator products that use an oscillator as the frequency
More informationAN599. Si4010 ARIB STD T-93 TEST RESULTS (315 MHZ) 1. Introduction. 2. Relevant Measurements Limits DKPB434-BS Schematic and Layout
Si4010 ARIB STD T-93 TEST RESULTS (315 MHZ) 1. Introduction This document provides Si4010 ARIB STD T-93 test results when operating in the 315 MHz frequency band. The results demonstrate full compliance
More informationprofile for maximum EMI Si50122-A5 does not support Solid State Drives (SSD) Wireless Access Point Home Gateway Digital Video Cameras REFOUT DIFF1
CRYSTAL-LESS PCI-EXPRESS GEN 1, GEN 2, & GEN 3 DUAL OUTPUT CLOCK GENERATOR Features Crystal-less clock generator with Triangular spread spectrum integrated CMEMS profile for maximum EMI PCI-Express Gen
More informationAN862: Optimizing Jitter Performance in Next-Generation Internet Infrastructure Systems
AN862: Optimizing Jitter Performance in Next-Generation Internet Infrastructure Systems To realize 100 fs jitter performance of the Si534x jitter attenuators and clock generators in real-world applications,
More informationSi21xxx-yyy-GM SMIC 55NLL New Raw Wafer Suppliers
180515299 Si21xxx-yyy-GM SMIC 55NLL New Raw Wafer Suppliers Issue Date: 5/15/2018 Effective Date: 5/15/2018 Description of Change Silicon Labs is pleased to announce that SMIC foundry supplier has qualified
More informationUG123: SiOCXO1-EVB Evaluation Board User's Guide
UG123: SiOCXO1-EVB Evaluation Board User's Guide The Silicon Labs SiOCXO1-EVB (kit) is used to help evaluate Silicon Labs Jitter Attenuator and Network Synchronization products for Stratum 3/3E, IEEE 1588
More informationAN31. I NDUCTOR DESIGN FOR THE Si41XX SYNTHESIZER FAMILY. 1. Introduction. 2. Determining L EXT. 3. Implementing L EXT
I NDUCTOR DESIGN FOR THE Si4XX SYNTHESIZER FAMILY. Introduction Silicon Laboratories family of frequency synthesizers integrates VCOs, loop filters, reference and VCO dividers, and phase detectors in standard
More informationAN656. U SING NEC BJT(NESG AND NESG250134) POWER AMPLIFIER WITH Si446X. 1. Introduction. 2. BJT Power Amplifier (PA) and Match Circuit
U SING NEC BJT(NESG270034 AND NESG250134) POWER AMPLIFIER WITH Si446X 1. Introduction Silicon Laboratories' Si446x devices are high-performance, low-current transceivers covering the sub-ghz frequency
More informationAN959: DCO Applications with the Si5341/40
AN959: DCO Applications with the Si5341/40 Generically speaking, a DCO is the same thing as a numerically controlled oscillator (NCO) or a direct digital synthesizer (DDS). All of these devices are oscillators
More informationTS3003 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3003 Demo Board TS3003DB
FEATURES 5V Supply Voltage FOUT/PWMOUT Output Period: 40µs(25kHz) o RSET = 4.32MΩ PWMOUT Output Duty Cycle: o 75% with CPWM = 100pF PWMOUT Duty Cycle Reduction o 1MΩ Potentiometer Fully Assembled and Tested
More informationAN905 EXTERNAL REFERENCES: OPTIMIZING PERFORMANCE. 1. Introduction. Figure 1. Si5342 Block Diagram. Devices include: Si534x Si5380 Si539x
EXTERNAL REFERENCES: OPTIMIZING PERFORMANCE 1. Introduction Devices include: Si534x Si5380 Si539x The Si5341/2/4/5/6/7 and Si5380 each have XA/XB inputs, which are used to generate low-phase-noise references
More informationTS1105/06/09 Current Sense Amplifier EVB User's Guide
TS1105/06/09 Current Sense Amplifier EVB User's Guide The TS1105, TS1106, and TS1109 combine a high-side current sense amplifier (CSA) with a buffered output featuring an adjustable bias. The TS1109 bidirectional
More informationDescription. Benefits. Logic Control. Rev 2.1, May 2, 2008 Page 1 of 11
Key Features DC to 220 MHz operating frequency range Low output clock skew: 60ps-typ Low part-to-part output skew: 80 ps-typ 3.3V to 2.5V operation supply voltage range Low power dissipation: - 10 ma-typ
More informationNormal Oscillator Behavior (Device A) Figure 1. Normal Oscillator Behavior (Device A) ft = f0 1 + TC1 T T0
TEMPERATURE-COMPENSATED OSCILLATOR EXAMPLE 1. Introduction All Silicon Labs C8051F5xx MCU devices have an internal oscillator frequency tolerance of ±0.5%, which is rated at the oscillator s average frequency.
More informationTS3004 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3004 Demo Board TS3004DB. 5V Supply Voltage FOUT/PWMOUT Output Period Range:
FEATURES 5V Supply Voltage FOUT/PWMOUT Output Period Range: o 40µs tfout 1.398min o RSET = 4.32MΩ PWMOUT Output Duty Cycle: o 75% for FDIV2:0 = 000 o CPWM = 100pF PWMOUT Duty Cycle Reduction o 1MΩ Potentiometer
More informationAN985: BLE112, BLE113 AND BLE121LR RANGE ANALYSIS
AN985: BLE112, BLE113 AND BLE121LR RANGE ANALYSIS APPLICATION NOTE Thursday, 15 May 2014 Version 1.1 VERSION HISTORY Version Comment 1.0 Release 1.1 BLE121LR updated, BLE112 carrier measurement added Silicon
More informationINPUT DIE V DDI V DD2 ISOLATION ISOLATION XMIT GND2. Si8710 Digital Isolator. Figure 1. Si8710 Digital Isolator Block Diagram
ISOLATION ISOLATION AN729 REPLACING TRADITIONAL OPTOCOUPLERS WITH Si87XX DIGITAL ISOLATORS 1. Introduction Opto-couplers are a decades-old technology widely used for signal isolation, typically providing
More informationAN1104: Making Accurate PCIe Gen 4.0 Clock Jitter Measurements
AN1104: Making Accurate PCIe Gen 4.0 Clock Jitter Measurements The Si522xx family of clock generators and Si532xx buffers were designed to meet and exceed the requirements detailed in PCIe Gen 4.0 standards.
More informationChange of Substrate Vendor from SEMCO to KCC
171220205 Change of Substrate Vendor from SEMCO to KCC PCN Issue Date: 12/20/2017 Effective Date: 3/23/2018 PCN Type: Assembly Description of Change Silicon Labs is pleased to announce a change of substrate
More informationUG175: TS331x EVB User's Guide
UG175: TS331x EVB User's Guide The TS331x is a low power boost converter with an industry leading low quiescent current of 150 na, enabling ultra long battery life in systems running from a variety of
More informationSi4825-DEMO. Si4825 DEMO BOARD USER S GUIDE. 1. Features. Table 1. Si4825 Band Sequence Definition
Si4825 DEMO BOARD USER S GUIDE 1. Features ATAD (analog tune and analog display) AM/FM/SW radio Worldwide FM band support 64 109 MHz with 18 bands, see the Table 1 Worldwide AM band support 504 1750 khz
More informationLow Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Description. Benefits. Low Power and Low Jitter PLL. (Divider for -2 only) GND
Key Features 10 to 220 MHz operating frequency range Low output clock skew: 60ps-typ Low output clock Jitter: Low part-to-part output skew: 150 ps-typ 3.3V to 2.5V power supply range Low power dissipation:
More informationSi52111-B3/B4 PCI-EXPRESS GEN 2 SINGLE OUTPUT CLOCK GENERATOR. Features. Applications. Description. compliant. 40 to 85 C
PCI-EXPRESS GEN 2 SINGLE OUTPUT CLOCK GENERATOR Features PCI-Express Gen 1 and Gen 2 Extended Temperature: compliant 40 to 85 C Low power HCSL differential 3.3 V Power supply output buffer Small package
More informationFeatures + DATAIN + REFCLK RATESEL1 CLKOUT RESET/CAL. Si DATAOUT DATAIN LOS_LVL + RATESEL1 LOL LTR SLICE_LVL RESET/CAL
E VALUATION BOARD FOR Si5022 SiPHY MULTI-RATE SONET/SDH CLOCK AND DATA RECOVERY IC Description The Si5022 evaluation board provides a platform for testing and characterizing Silicon Laboratories Si5022
More informationAssembly Site Addition (UTL3)
Process Change Notice 171117179 Assembly Site Addition (UTL3) PCN Issue Date: 11/17/2017 Effective Date: 2/22/2018 PCN Type: Assembly Description of Change Silicon Labs is pleased to announce the successful
More informationFigure 1. LDC Mode Operation Example
EZRADIOPRO LOW DUTY CYCLE MODE OPERATION 1. Introduction Figure 1. LDC Mode Operation Example Low duty cycle (LDC) mode is designed to allow low average current polling operation of the Si443x RF receiver
More informationpackage and pinout temperature range Test and measurement Storage FPGA/ASIC clock generation 17 k * 3
1 ps MAX JITTER CRYSTAL OSCILLATOR (XO) (10 MHZ TO 810 MHZ) Features Available with any-frequency output Available CMOS, LVPECL, frequencies from 10 to 810 MHz LVDS, and CML outputs 3rd generation DSPLL
More information90 µa max supply current 9 µa shutdown current Operating Temperature Range: 40 to +85 C 5-pin SOT-23 package RoHS-compliant
HIGH-SIDE CURRENT SENSE AMPLIFIER Features Complete, unidirectional high-side current sense capability 0.2% full-scale accuracy +5 to +36 V supply operation 85 db power supply rejection 90 µa max supply
More informationWT11I DESIGN GUIDE. Monday, 28 November Version 1.1
WT11I DESIGN GUIDE Monday, 28 November 2011 Version 1.1 Contents: WT11i... 1 Design Guide... 1 1 INTRODUCTION... 5 2 TYPICAL EMC PROBLEMS WITH BLUETOOTH... 6 2.1 Radiated Emissions... 6 2.2 RF Noise in
More informationS R EVISION D VOLTAGE- C ONTROLLED C RYSTAL O SCILLATOR ( V C X O ) 1 0 M H Z TO 1. 4 G H Z
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ Features Si550 R EVISION D Available with any frequency from 10 to 945 MHz and select frequencies to 1.4 GHz 3rd generation DSPLL with superior
More informationAN933: EFR32 Minimal BOM
The purpose of this application note is to illustrate bill-of-material (BOM)-optimized solutions for sub-ghz and 2.4 GHz applications using the EFR32 Wireless Gecko Portfolio. Silicon Labs reference radio
More informationAN523. OVERLAY CONSIDERATIONS FOR THE Si114X SENSOR. 1. Introduction. 2. Typical Application
OVERLAY CONSIDERATIONS FOR THE Si114X SENSOR 1. Introduction The Si1141/42/43 infrared proximity detector with integrated ambient light sensor (ALS) is a flexible, highperformance solution for proximity-detection
More informationNot Recommended for New Design. SL28PCIe16. EProClock PCI Express Gen 2 & Gen 3 Clock Generator. Features. Pin Configuration.
Features SL28PCIe16 EProClock PCI Express Gen 2 & Gen 3 Clock Generator Optimized 100 MHz Operating Frequencies to Meet the Next Generation PCI-Express Gen 2 & Gen 3 Low power push-pull type differential
More informationSi597 QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.
QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ Features Available with any-frequency output from 10 to 810 MHz 4 selectable output frequencies 3rd generation DSPLL with superior
More informationTSM6025. A +2.5V, Low-Power/Low-Dropout Precision Voltage Reference FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT
A +2.5V, Low-Power/Low-Dropout Precision Voltage Reference FEATURES Alternate Source for MAX6025 Initial Accuracy: 0.2% (max) TSM6025A 0.4% (max) TSM6025B Temperature Coefficient: 15ppm/ C (max) TSM6025A
More informationOptocoupler 8. Shield. Optical Receiver. Figure 1. Optocoupler Block Diagram
USING THE Si87XX FAMILY OF DIGITAL ISOLATORS 1. Introduction Optocouplers provide both galvanic signal isolation and output level shifting in a single package but are notorious for their long propagation
More informationDescription. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram
Low Jitter and Power Clock Generator with SSCG Key Features Low power dissipation - 14.5mA-typ CL=15pF - 20.0mA-max CL=15pF 3.3V +/-10% power supply range 27.000MHz crystal or clock input 27.000MHz REFCLK
More informationTSM9634F. A 1µA, SOT23 Precision Current-Sense Amplifier DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT
A 1µA, SOT23 Precision Current-Sense Amplifier FEATURES Second-source for MAX9634F Ultra-Low Supply Current: 1μA Wide Input Common Mode Range: +1.6V to +28V Low Input Offset Voltage: 25µV (max) Low Gain
More informationLow-Power Single/Dual-Supply Dual Comparator with Reference. A 5V, Low-Parts-Count, High-Accuracy Window Detector
Low-Power Single/Dual-Supply Dual Comparator with Reference FEATURES Ultra-Low Quiescent Current: 4μA (max), Both Comparators plus Reference Single or Dual Power Supplies: Single: +.5V to +11V Dual: ±1.5V
More informationAN427. EZRADIOPRO Si433X & Si443X RX LNA MATCHING. 1. Introduction. 2. Match Network Topology Three-Element Match Network
EZRADIOPRO Si433X & Si443X RX LNA MATCHING 1. Introduction The purpose of this application note is to provide a description of the impedance matching of the RX differential low noise amplifier (LNA) on
More informationSi596 DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.
DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ Features Available with any-rate output frequencies from 10 to 810 MHz Two selectable output frequencies 3 rd generation DSPLL
More informationAN0026.1: EFM32 and EFR32 Wireless SOC Series 1 Low Energy Timer
AN0026.1: EFM32 and EFR32 Wireless SOC Series 1 Low Energy Timer This application note gives an overview of the Low Energy Timer (LETIMER) and demonstrates how to use it on the EFM32 and EFR32 wireless
More informationLow-Power Single/Dual-Supply Quad Comparator with Reference FEATURES
Low-Power Single/Dual-Supply Quad Comparator with Reference FEATURES Ultra-Low Quiescent Current: 5.μA (max), All comparators plus Reference Single or Dual Power Supplies: Single: +.5V to +V Dual: ±.5V
More informationAN614 A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS. 1. Introduction. Input. Output. Input. Output Amp. Amp. Modulator or Driver
A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS 1. Introduction Analog circuits sometimes require linear (analog) signal isolation for safety, signal level shifting, and/or ground loop elimination.
More informationAN0026.0: EFM32 and EZR32 Wireless MCU Series 0 Low Energy Timer
AN0026.0: EFM32 and EZR32 Wireless MCU Series 0 Low Energy Timer This application note gives an overview of the Low Energy Timer (LETIMER) and demonstrates how to use it on the EFM32 and EZR32 wireless
More informationSi595 R EVISION D VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.
R EVISION D VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ Features Available with any-rate output frequencies from 10 to 810 MHz 3rd generation DSPLL with superior jitter performance Internal
More informationAN1057: Hitless Switching using Si534x/8x Devices
AN1057: Hitless Switching using Si534x/8x Devices Hitless switching is a requirement found in many communications systems using phase and frequency synchronization. Hitless switching allows the input clocks
More informationDescription. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 9
Key Features Low power dissipation - 13.5mA-typ CL=15pF - 18.0mA-max CL=15pF 3.3V +/-10% power supply range 27.000MHz crystal or clock input 27.000MHz REFCLK 100MHz SSCLK with SSEL0/1 spread options Low
More information3.2x5 mm packages. temperature range. Test and measurement Storage FPGA/ASIC clock generation. 17 k * 3
1 ps MAX JITTER CRYSTAL OSCILLATOR (XO) (10 MHZ TO 810 MHZ) Features Available with any-frequency output Available CMOS, LVPECL, frequencies from 10 to 810 MHz LVDS, and CML outputs 3rd generation DSPLL
More informationTS A 0.65V/1µA Nanopower Voltage Detector with Dual Outputs DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT
FEATURES Nanopower Voltage Detector in Single 4 mm 2 Package Ultra Low Total Supply Current: 1µA (max) Supply Voltage Operation: 0.65V to 2.5V Preset 0.78V UVLO Trip Threshold Internal ±10mV Hysteresis
More informationSi Data Short
High-Performance Automotive AM/FM Radio Receiver and HD Radio /DAB/DAB+/DMB/DRM Tuner The Si47961/62 integrates two global radio receivers. The analog AM/FM receivers and digital radio tuners set a new
More informationAN114. Scope. Safety. Materials H AND SOLDERING TUTORIAL FOR FINE PITCH QFP DEVICES. Optional. Required. 5. Solder flux - liquid type in dispenser
H AND SOLDERING TUTORIAL FOR FINE PITCH QFP DEVICES Scope This document is intended to help designers create their initial prototype systems using Silicon Lab's TQFP and LQFP devices where surface mount
More informationSi Data Short
High-Performance Automotive AM/FM Radio Receiver and HD Radio /DAB/DAB+/DMB/DRM Tuner with Audio System The Si47971/72 integrates two global radio receivers with audio processing. The analog AM/FM receivers
More informationPin Assignments VDD CLK- CLK+ (Top View)
Ultra Low Jitter Any-Frequency XO (80 fs), 0.2 to 800 MHz The Si545 utilizes Silicon Laboratories advanced 4 th generation DSPLL technology to provide an ultra-low jitter, low phase noise clock at any
More informationBGM13P22 Module Radio Board BRD4306A Reference Manual
BGM13P22 Module Radio Board BRD4306A Reference Manual The BRD4306A Blue Gecko Radio Board contains a Blue Gecko BGM13P22 module which integrates Silicon Labs' EFR32BG13 Blue Gecko SoC into a small form
More informationNot Recommended for New Design. SL28PCIe25. EProClock PCI Express Gen 2 & Gen 3 Generator. Features. Block Diagram.
Features SL28PCIe25 EProClock PCI Express Gen 2 & Gen 3 Generator Optimized 100 MHz Operating Frequencies to Meet the Next Generation PCI-Express Gen 2 & Gen 3 Low power push-pull type differential output
More informationChoosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs Introduction Field programmable gate arrays (FGPAs) are used in a large variety of applications ranging from embedded
More informationAN1005: EZR32 Layout Design Guide
The purpose of this application note is to help users design PCBs for EZR32 Wireless MCUs using best design practices that result in excellent RF performance. EZR32 wireless MCUs are based on the Si4455/Si446x
More informationThe 500 Series Z-Wave Single Chip ADC. Date CET Initials Name Justification
Application Note The 500 Series Z-Wave Single Chip Document No.: APL12678 Version: 2 Description: This application note describes how to use the in the 500 Series Z-Wave Single Chip Written By: OPP;MVO;BBR
More information3.3 and 2.5 V supply options. Broadcast video. Switches/routers FPGA/ASIC clock generation CLK+ CLK GND
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 100 khz TO 250 MHZ Features Supports any frequency from Optional integrated 1:2 CMOS 100 khz to 250 MHz fanout buffer Low-jitter operation 3.3 and 2.5 V supply
More informationUG310: XBee3 Expansion Kit User's Guide
UG310: XBee3 Expansion Kit User's Guide The XBee3 Expansion Kit is an excellent way to explore and evaluate the XBee3 LTE-M cellular module which allows you to add low-power long range wireless connectivity
More informationTS1100. A 1µA, +2V to +27V SOT23 Precision Current-Sense Amplifier DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT
FEATURES Improved Electrical Performance over the MAX9938 and the MAX9634 Ultra-Low Supply Current: 1μA Wide Input Common Mode Range: +2V to +27V Low Input Offset Voltage: 1μV (max) Low Gain Error:
More informationUltra Series Crystal Oscillator (VCXO) Si567 Data Sheet
Ultra Series Crystal Oscillator (VCXO) Si567 Data Sheet Ultra Low Jitter Quad Any-Frequency VCXO (100 fs), 0.2 to 3000 MHz The Si567 Ultra Series voltage-controlled crystal oscillator utilizes Silicon
More informationUG310: LTE-M Expansion Kit User's Guide
The LTE-M Expansion Kit is an excellent way to explore and evaluate the Digi XBee3 LTE-M cellular module which allows you to add low-power long range wireless connectivity to your EFM32/EFR32 embedded
More informationUltra Series Crystal Oscillator Si540 Data Sheet
Ultra Series Crystal Oscillator Si540 Data Sheet Ultra Low Jitter Any-Frequency XO (125 fs), 0.2 to 1500 MHz The Si540 Ultra Series oscillator utilizes Silicon Laboratories advanced 4 th generation DSPLL
More informationTS1105/06 Data Sheet. TS1105 and TS1106 Unidirectional and Bidirectional Current- Sense Amplifiers + Buffered Unipolar Output with Adjustable Bias
TS1105 and TS1106 Unidirectional and Bidirectional Current- Sense Amplifiers + Buffered Unipolar Output with Adjustable Bias The TS1105 and TS1106 combine the TS1100 or TS1101 current-sense amplifiers
More informationUltra Series Crystal Oscillator Si562 Data Sheet
Ultra Series Crystal Oscillator Si562 Data Sheet Ultra Low Jitter Quad Any-Frequency XO (90 fs), 0.2 to 3000 MHz The Si562 Ultra Series oscillator utilizes Silicon Laboratories advanced 4 th generation
More informationThe Si86xxIsoLin reference design board contains three different analog isolation circuits with performance summarized in Table 1.
Si86XX ISOLINEAR USER S GUIDE. Introduction The ISOlinear reference design modulates the incoming analog signal, transmits the resulting digital signal through the Si86xx digital isolator, and filters
More informationCase study for Z-Wave usage in the presence of LTE. Date CET Initials Name Justification
Instruction LTE Case Study Document No.: INS12840 Version: 2 Description: Case study for Z-Wave usage in the presence of LTE Written By: JPI;PNI;BBR Date: 2018-03-07 Reviewed By: Restrictions: NTJ;PNI;BBR
More informationLoss-of-lock indicator. SONET/SDH test equipment Optical transceiver modules SONET/SDH regenerators Board level serial links.
SiPHY MULTI-RATE SONET/SDH CLOCK AND DATA RECOVERY IC Features Complete high-speed, low-power, CDR solution includes the following: Supports OC-48/12/3, STM-16/4/1, Exceeds all SONET/SDH jitter Gigabit
More informationTable 1. Summary of Measured Results. Spec Par Parameter Condition Limit Measured Margin. 3.2 (1) TX Antenna Power +10 dbm dbm 0.
Si446X AND ARIB STD-T67 COMPLIANCE AT 426 429 MHZ 1. Introduction This application note demonstrates the compliance of Si446x (B0, B1, C0, C1, C2) RFICs with the regulatory requirements of ARIB STD-T67
More information1.6V Nanopower Comparators with/without Internal References
TSM9117-TSM912 1.6V Nanopower Comparators with/without Internal References FEATURES Second-source for MAX9117-MAX912 Guaranteed to Operate Down to +1.6V Ultra-Low Supply Current 35nA - TSM9119/TSM912 6nA
More informationUltra Series Crystal Oscillator Si540 Data Sheet
Ultra Series Crystal Oscillator Si540 Data Sheet Ultra Low Jitter Any-Frequency XO (125 fs), 0.2 to 1500 MHz The Si540 Ultra Series oscillator utilizes Silicon Laboratories advanced 4 th generation DSPLL
More informationTS3300 FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT VIN, VOUT, 3.5µA, High-Efficiency Boost + Output Load Switch
FEATURES Combines Low-power Boost + Output Load Switch Boost Regulator Input Voltage: 0.6V- 3V Output Voltage: 1.8V- 3.6V Efficiency: Up to 84% No-load Input Current: 3.5µA Delivers >100mA at 1.8VBO from
More informationUltra Series Crystal Oscillator Si560 Data Sheet
Ultra Series Crystal Oscillator Si560 Data Sheet Ultra Low Jitter Any-Frequency XO (90 fs), 0.2 to 3000 MHz OE/NC NC/OE GND Pin Assignments 1 2 3 6 5 4 The Si560 Ultra Series oscillator utilizes Silicon
More informationHardware Design Considerations
the world's most energy friendly microcontrollers Hardware Design Considerations AN0002 - Application Note Introduction This application note is intended for system designers who require an overview of
More informationTS1109 Data Sheet. TS1109 Bidirectional Current-Sense Amplifier with Buffered Bipolar
TS1109 Bidirectional Current-Sense Amplifier with Buffered Bipolar Output The TS1109 incorporates a bidirectional current-sense amplifier plus a buffered bipolar output with an adjustable bias. The internal
More informationSi53360/61/62/65 Data Sheet
Low-Jitter, LVCMOS Fanout Clock Buffers with up to 12 outputs and Frequency Range from dc to 200 MHz The Si53360/61/62/65 family of LVCMOS fanout buffers is ideal for clock/data distribution and redundant
More informationTable 1. Si443x vs. Si446x DC Characteristics. Specification Si443x Si446x. Ambient Temperature 40 to 85 C 40 to 85 C
TRANSITIONING FROM THE Si443X TO THE Si446X 1. Introduction This document provides assistance in transitioning from the Si443x to the Si446x EZRadioPRO transceivers. The Si446x radios represent the newest
More informationUG168: Si8284-EVB User's Guide
This document describes the operation of the Si8284-EVB. The Si8284 Evaluation Kit contains the following items: Si8284-EVB Si8284CD-IS installed on the evaluation board. KEY POINTS Discusses hardware
More informationData slicing level control. SONET/SDH test equipment Optical transceiver modules SONET/SDH regenerators BUF. Retimer BUF. Reset/ Calibration
OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER Features High-speed clock and data recovery device with integrated limiting amplifier: Supports OC-12/3, STM-4/1 Loss-of-signal level alarm DSPLL
More informationSi510/511. CRYSTAL OSCILLATOR (XO) 100 khz TO 250 MHZ. Features. Applications. Description. Si5602. Ordering Information: See page 14.
CRYSTAL OSCILLATOR (XO) 100 khz TO 250 MHZ Features Supports any frequency from 100 khz to 250 MHz Low jitter operation 2 to 4 week lead times Total stability includes 10-year aging Comprehensive production
More informationTS V Nanopower Comparator with Internal Reference DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT
FEATURES Improved Electrical Performance over MAX9117-MAX9118 Guaranteed to Operate Down to +1.6V Ultra-Low Supply Current: 6nA Internal 1.252V ±1% Reference Input Voltage Range Extends 2mV Outsidethe-Rails
More informationSi720x Switch/Latch Hall Effect Magnetic Position Sensor Data Sheet
Si720x Switch/Latch Hall Effect Magnetic Position Sensor Data Sheet The Si7201/2/3/4/5/6 family of Hall effect magnetic sensors and latches from Silicon Labs combines a chopper-stabilized Hall element
More informationStorage Telecom Industrial Servers Backplane clock distribution VDDOA OE[0:4] Q0, Q1, Q2, Q3, Q4 Q0, Q1, Q2, Q3, Q4 SFOUT[1:0] VDDOB OE[5:9]
1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE (
More informationAN294. Si825X FREQUENCY COMPENSATION SIMULATOR FOR D IGITAL BUCK CONVERTERS
Si825X FREQUENCY COMPENSATION SIMULATOR FOR D IGITAL BUCK CONVERTERS Relevant Devices This application note applies to the Si8250/1/2 Digital Power Controller and Silicon Laboratories Single-phase POL
More informationAN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations
AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations This application note details hardware design considerations for EFM32 and EZR32 Wireless MCU Series 0 devices. For hardware
More informationSi5350B-B FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + VCXO. Features. Applications. Description. Functional Block Diagram
FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + VCXO Features www.silabs.com/custom-timing Generates up to 8 non-integer-related frequencies from 2.5 khz to 200 MHz Exact frequency synthesis
More informationTable 1. WMCU Replacement Types. Min VDD Flash Size Max TX Power
SI100X/101X TO SI106X/108X WIRELESS MCU TRANSITION GUIDE 1. Introduction This document provides transition assistance from the Si100x/101x wireless MCU family to the Si106x/108x wireless MCU family. The
More informationSi8751/52 Data Sheet. Isolated FET Driver with Pin Control or Diode Emulator Inputs
Isolated FET Driver with Pin Control or Diode Emulator Inputs The Si875x enables new pathways to creating custom solid state relay (SSR) configurations. Supporting customer-selected external FETs, the
More informationSi3402B-EVB. N ON-ISOLATED EVALUATION BOARD FOR THE Si3402B. 1. Description. 2. Si3402B Board Interface
N ON-ISOLATED EVALUATION BOARD FOR THE Si3402B 1. Description The Si3402B non-isolated evaluation board (Si3402B-EVB Rev 2) is a reference design for a power supply in a Power over Ethernet (PoE) Powered
More informationSelectable LVCMOS drive strength to. 40 to +85 C. Storage Telecom Industrial Servers Backplane clock distribution VDDOA OE[0:4] Q0, Q1, Q2, Q3, Q4
1:10 LOW JITTER UNIVERSAL BUFFER/LEVEL TRANSLATOR WITH 2:1 INPUT MUX AND INDIVIDUAL OE Features 10 differential or 20 LVCMOS outputs Low output-output skew:
More informationATDD (analog tune and digital display) FM/AM/SW radio Worldwide FM band support from 64 to 109 MHz with 5 default sub-bands:
Si48/6 DEMO BOARD USER S GUIDE 1. Features ATDD (analog tune and digital display) FM/AM/SW radio Worldwide FM band support from 64 to 109 MHz with 5 default sub-bands: FM1 87 108 MHz (Demo Board Default)
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More information